Manufacturing Intelligence: Turning EDA Data into Trusted Action
Manufacturing intelligence connects EDA, TCAD and metrology to turn manufacturing evidence into trusted action, faster.
Vendor:
Siemens Digital Industries Software
Category:
FlexRay
Verification IP for FlexRay
A comprehensive VIP solution for multiple versions of the FlexRay standard used by SoC and IP designers to ensure comprehensive v…
Overview
A comprehensive VIP solution for multiple versions of the FlexRay standard used by SoC and IP designers to ensure comprehensive verification and protocol and timing compliance. FlexRay-Xactor implements a complete set of models, protocol checkers and compliance testsuites in 100% native SystemVerilog and UVM.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
FLEXRAY |
FlexRay Consortium |
V2.1A, V3.0.1 |
Key features
- Support for Node and Star BFMs
- Node-level and global parameter class support
- Single and dual channel active star and passive bus topologies
- Synchronization methods (TT-D, TT-E, TT-L)
- Static slot (TDMA) and dynamic minislot (FTDMA) segment media access schemes and media arbitration
- Local/Remote wakeup and startup
- Macrotick cluster-wide clock synchronization
- Automatic error handling
- Random configuration
- Node type, bit timing rate, time base, jitter
- Error injection/Callbacks
- Protocol Checking
- Protocol Analyzer log
- Compliance testsuite
- Verified with multiple IP vendors
What’s Included?
- Flexray BFM
- Compliance testsuite
- User guide
Specifications
Identity
Part Number
Avery Verification IP for FlexRay
Vendor
Siemens Digital Industries Software
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about FlexRay IP core
Siemens and TSMC advance AI-powered semiconductor design automation
Building on a longstanding relationship within the TSMC Open Innovation Platform® (OIP) ecosystem, the companies are expanding design enablement efforts across semiconductor design workflows to help mutual customers improve productivity, accelerate design cycles, and manage increasing design complexity.
Leading-edge AI IC designs demand comprehensive HAV methodologies
Learn how comprehensive hardware-assisted verification helps AI SoC teams accelerate RTL, software development and system validation.
Siemens’ IC design solutions now certified for Intel 14A and Intel 18A-P process technologies
Siemens today announced that its Calibre® nmPlatform tool for integrated circuit (IC) design verification and its Solido™ Simulation Suite for analog, custom digital and mixed-signal circuit verification, are now certified for Intel 14A and Intel 18A-P process technologies.
Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
The new capabilities build on Siemens’ recently introduced Fuse™ EDA AI Agent system and add new NVIDIA AI technology to help long-running, domain scoped, AI agents reason, act and continuously validate decisions against deterministic, physics-based EDA engines.
Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
Defacto Technologies’ technology complements Siemens’ existing EDA solutions by extending end-to-end continuity across the SoC design lifecycle, from early design creation through downstream implementation, verification and signoff. The combined offering supports advanced design workflows, enabling automation across connectivity, timing constraints and power intent process flows.
Frequently asked questions about FlexRay IP cores
What is Verification IP for FlexRay?
Verification IP for FlexRay is a FlexRay IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this FlexRay?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FlexRay IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.