Vendor: Cadence Design Systems, Inc. Category: USB

USB 3.x Controller

Mature solution featuring xHCI Host, Device, and Dual-Role

Overview

Mature solution featuring xHCI Host, Device, and Dual-Role

The Controller IP for USB 3.1/3.0 offerings include xHCI Host (3.0), Device (3.0/3.1), and Dual-Role Device (3.0/3.1) controllers. USB 3.0 IP from Cadence was one of the first to receive a certification for compliance with the USB 3.0 specification from USB-IF.

Key features

  • Full Link Power Management (U0, U1, U2, and U3) with LFPS support
  • Up to 15 IN and 15 OUT configurable endpoints
  • Power and clock gating feature support
  • Multi-channel Scatter/Gather DMA with TRB caching
  • AXI features 128-bit datapath width and 64-bit address width

Block Diagram

USB 3.x Controller block diagram

Specifications

Identity

Part Number
USB 3.x Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about USB IP core

How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10

SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.

Frequently asked questions about USB IP cores

What is USB 3.x Controller?

USB 3.x Controller is a USB IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP