Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Vendor:
Cadence Design Systems, Inc.
Category:
USB
USB 2.0 Controller
Mature controller solution for OTG and Device applications
Overview
Mature controller solution for OTG and Device applications
The Cadence® USB 2.0 Controller IP products have been available since 1999, are silicon-proven, and have been extensively validated with multiple hardware platforms. The flexible architecture of Cadence USB 2.0 Controller IP was developed with faster time-to-market in mind and can be easily integrated with our USB 2.0 PHY IP. Our USB 2.0 Controller IP includes 2.0 On-The-Go (OTG) and Device controllers.
Key features
- Support for Link Power Management (L0 through L3)
- Scatter-gather DMA with Arm® AMBA® AXI interface
- Up to 8 IN and 8 OUT configurable endpoints
- Supports Attach Detection Protocol
Block Diagram
USB 2.0 Controller block diagram
Benefits
- Complete Solution: Complete solution including low level driver - Reducing application development time
- High Level of Configurability: Better fit for different application needs
- Industry-Standard Interfaces: Simplify system integration
Specifications
Identity
Part Number
USB 2.0 Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about USB IP core
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
New AI agent leverages core EDA technologies to both create RTL from specifications and upgrade RTL with signoff‑grade quality and performance, validated in early trials with Honda
Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
The joint effort brings Cadence’s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms.
Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
Complete x8 subsystem solution in TSMC N3 process demonstrates industry readiness for mass production and de-risks adoption for AI/HPC customers
DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure
Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.
Frequently asked questions about USB IP cores
What is USB 2.0 Controller?
USB 2.0 Controller is a USB IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.