Vendor: Xilinx, Inc. Category: Ethernet

UltraScale+ Integrated 100G Ethernet Subsystem

Xilinx offers an integrated 100 Gigabit per second (Gbps) Ethernet Media Access Controller (MAC), Physical Coding Sublayer (PCS),…

Overview

Xilinx offers an integrated 100 Gigabit per second (Gbps) Ethernet Media Access Controller (MAC), Physical Coding Sublayer (PCS), and IEEE 802.3bj Reed-Solomon Forward Error Correction (RS-FEC) Subsystem to enable new emerging optical solutions such as SR4, CWDM4, PSM4, or ER4f for high performance applications.  

The Xilinx 100G Ethernet Subsystem provides high-performance interconnect technologies for communications equipment and flexibility in implementing emerging interface standards. The PCS portion of the IP can be configured in CAUI-10 (10 lanes x 10.3125G), CAUI-4 (4 lanes x 25.78125G) or a dynamically switchable CAUI-10 and CAUI-4 mode with optional built-in RS-FEC.

Key features

  • Optional built-in 100G RS-FEC
  • Supports 10 lanes x10.3125 CAUI-10, 4 lanes x25.78125G  CAUI-4 or dynamically switchable CAUI-4 and CAUI-10 mode
  • Requires license key available at no charge
  • 1588 1-step and 2-step hardware time stamping  
  • Optional Frame Check Sequence (FCS) checking, adding and deleting
  • Priority flow control
  • Dynamic and static skew support
  • PCS Lane Marker insertion and deletion
  • OTN mapping mode

Specifications

Identity

Part Number
UltraScale+ Integrated 100G Ethernet Subsystem
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Ethernet IP core

Designing with Virtex-5 Embedded Tri-Mode Ethernet MACs

In this article, we’ll review the feature set of Ethernet MAC blocks in Virtex-5 devices. We’ll also describe the differences between Virtex-5 and Virtex-4 FX Ethernet MACs, illustrate some potential applications, and describe how to use standard Xilinx tools to integrate an Ethernet MAC into your design.

Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor

The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.

Frequently asked questions about Ethernet IP cores

What is UltraScale+ Integrated 100G Ethernet Subsystem?

UltraScale+ Integrated 100G Ethernet Subsystem is a Ethernet IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP