Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

SMIC 0.18um Mini-LVDS Transmitter

The Mini-LVDS transmitter converts up to 48-bit or 36-bit RGB parallel data into 6-pair/3-pair of Mini-LVDS data stream that can …

SMIC 180nm G View all specifications

Overview

The Mini-LVDS transmitter converts up to 48-bit or 36-bit RGB parallel data into 6-pair/3-pair of Mini-LVDS data stream that can support transmission with up to WUXGA (1920x1200@60Hz/75Hz/85Hz) or 1080p (1920x1080@60Hz) resolution, and the maximum clock runs up to 350MHz. This IP is suitable for Flat Panel Display applications.

Key features

  • Process: SMIC 0.18um Logic 1P6M
  • Device list: n18, p18, n33, p33, nnt33, rpposab, ndio33, pdio33
  • Logic input: total 48-bit or 36-bit data input, clock trigger edge selectable
  • Supports 1–port output mode, and 6-pair/3-pair data + SP + clock in this mode
  • Supports 2-port output mode: data and clock for right and left half panel respectively
  • Clock frequency: output 75M ~ 350MHz
  • Supports output data rate: max 700Mbps per channel
  • Supports Spread Spectrum Clock Generator(SSCG)
  • Individual high-Z control for each output, 100ohm (typ) terminal resistor (metal option, to be kept with ±20% precision by contact change)
  • Operating junction temperature: -40 ~ +125 °C

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18_MINILVDSTX_02
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Single-Protocol PHY IP

What is SMIC 0.18um Mini-LVDS Transmitter?

SMIC 0.18um Mini-LVDS Transmitter is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP