Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

SMIC 0.18um LVDS Transceiver

The LVDS transceiver IP is a Serializer/Deserializer (SERDES) pair that transparently translates 12–bit parallel bus into serial …

SMIC 180nm G View all specifications

Overview

The LVDS transceiver IP is a Serializer/Deserializer (SERDES) pair that transparently translates 12–bit parallel bus into serial stream. This single serial stream simplifies the transfer of 12-bit or less bus over PCB traces and cables by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. In addition, this SERDES pair has built-in system and device test capability. The line loop back feature enables a user to check the integrity of the serial data transmission path of the transmitter and receiver while deserializing the serial data to parallel data at the receiver output. The local loop-back feature enables a user to check the integrity of the transceiver from the local parallel-bus side.

Key features

  • 30~60MHz 12:1/1:12 Serializer /Deserializer (720Mbps throughput)
  • Wide reference clock frequency tolerance: +/-500ppm
  • Internal PLL, no external PLL components are required
  • >2.0kV HBM ESD
  • Deserializer equalization up to 16dB boost at 720Mbps
  • Full industrial operating temperature range: -40 ~ +125 °C
  • SMIC 0.18um Logic Salicide Process (1p6m, 1.8V/3.3V)
  • Programmable pre-emphasis (0dB / 3dB / 6dB / 9dB)
  • Compatible with the TIA/EIA-644-A LVDS standard

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18_LVDS_04
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Single-Protocol PHY IP

What is SMIC 0.18um LVDS Transceiver?

SMIC 0.18um LVDS Transceiver is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP