Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Single-Protocol PHY

SMIC 0.13um LVDS Transmitter

The LVDS transmitter converts 28-bit data into 4-pair LVDS data stream.

SMIC 130nm LV View all specifications

Overview

The LVDS transmitter converts 28-bit data into 4-pair LVDS data stream. A phase-locked transmit clock is transmitted in parallel with the data stream over the fifth LVDS channel. Every transmission cycle 28 bits of input data are sampled and transmitted. The transmitter can be programmed for either Rising-edge strobe or Falling-edge strobe through a dedicated pin. The transmitter supports Spread Spectrum Clocking type of signal input and can accurately track Spread Spectrum Clock/Data input.

Key features

  • Supports 18 to 87.5MHz clock
  • 28:4 data channel compression ratio at up to 612.5Mbps per channel data rate
  • No special start-up sequence required between clock/data and PD inputs
  • Supports Spread Spectrum Clocking, up to 100 kHz frequency modulation & deviations of ¡À2.5% center spread or -5% down spread
  • Clock edge selectable
  • No external component required for PLL
  • Conforms to the TIA/EIA-644-A LVDS standard
  • Supports power down mode. When PDN pin is logic low, the TRI-STATE output is asserted, ensuring low current dissipation in this mode
  • Full industrial operating temperature range: -40 ~ +85C
  • SMIC 0.13um Logic 1P8M Salicide Process (1.2V/3.3V)
  • More detail, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/cn/contactus.asp

Silicon Options

Foundry Node Process Maturity
SMIC 130nm LV —

Specifications

Identity

Part Number
S13V33_LVDSTX _03
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Single-Protocol PHY IP

What is SMIC 0.13um LVDS Transmitter?

SMIC 0.13um LVDS Transmitter is a Single-Protocol PHY IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP