Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design
Cadence® InnoStack™ AI Super Agent to support Socionext’s AI-driven physical design for large-scale 3nm SoCs
Vendor:
Cadence Design Systems, Inc.
Category:
Protocol Bridge
Simulation VIP for PLB
In production since 2011.
Overview
In production since 2011.
This Cadence® Verification IP (VIP) supports the IBM PLB standard. It provides a mature, highly capable compliance verification solution that supports simulation, formal analysis, and hardware acceleration platforms, making it applicable to intellectual property (IP), system-on-chip (SoC), and system-level verification. The VIP for PLB is compatible with the industry-standard Universal Verification Methodology (UVM), runs on all leading simulators, and leverages the industry-standard Cadence Memory Model core architecture, interface, and use model. The PLB VIP supports DCR, PLB4, and PLB6, for core, devices, and bus controller.
Supported specification: PLB4 and PLB6 Specifications - IBM confidential.
Key features
- Protocol
- Command, read data, and write data buses - DCR, PLB4, PLB6
- Interface
- Core, device, snooper pin, and snoopable and non-snoopable commands - PLB4, PLB6
- Address ordering
- Address overlapping read/write - PLB4, PLB6
- Cache coherency
- Cache coherency for snoopers - PLB6
- Data transfer
- Supports bytes, half-word, word, or line/burst transfer - PLB4, PLB6
Block Diagram
Simulation VIP for PLB block diagram
Specifications
Identity
Part Number
Simulation VIP for PLB
Vendor
Cadence Design Systems, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
Building AI Infrastructure for Greater Choice and Flexibility
AI infrastructure is changing fast. Training and inference are putting different demands on compute, memory, connectivity, and networking, and there is no single architecture that fits every workload. For system architects, this opens up an important question: How much flexibility can be built into the system from the start?
Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
Five awards. Five areas of collaboration. One shared focus: helping customers push the limits of what is possible in semiconductor design.
How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Frequently asked questions about Protocol Bridge IP cores
What is Simulation VIP for PLB?
Simulation VIP for PLB is a Protocol Bridge IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.