Simulation VIP for DDR5

In production since 2014 on dozens of production designs.

This Cadence^® Verification IP (VIP) supports the JEDEC^® Memory Device DDR5 SDRAM standard. It provides a highly capable compliance verification solution that supports simulation and formal analysis, making it applicable to intellectual property (IP), system-on-chip (SoC), and system-level verification. The VIP for DDR5 SDRAM is compatible with the industry-standard Universal Verification Methodology (UVM), runs on all leading simulators, and leverages the industry-standard Cadence Memory Model core architecture, interface, and use model.

The DDR5 standard is the next generation of DRAM device memory standard with many improvements in performance, reliability, and power saving over the previous generation of DRAM devices, DDR4. DDR5 addresses industry demand with increased bandwidth, capacity, power-saving features, and with more reliability through CRC and ECC.

Supported specification: JEDEC JESD79-5 specification.

• Speeds
• 3200, 3600, 4000, 4400, 4800, 5200, 5600, 6000, and 6400
• Density
• 8Gb, 16Gb, 24Gb, 32Gb, and 64Gb
• Data Widths
• x4, x8, and x16
• Core DRAM Functionality
• Reset and Initialization
• Read/ Write and Write Pattern (All Burst Lengths including BL32, Type, Order)
• Self Refresh, Power Down, and Maximum Power Saving Mode (MPSM)
• Temperature Sensor (including support for Temperature Based Self Refresh)
• Per Dram Addressability (PDA)
• Write command features (tDQS2DQ Offset, Write Data Mask, twr timing changes, etc.)
• Training Modes
• Training Modes (Read Training Pattern, Read Preamble Training Mode, CATM, CSTM, VrefCS, VrefCA, Internal and External Write Leveling Training Mode, etc.)
• ZQ Calibration Commands
• DQS Interval Oscillator
• Commands
• Support of all DDR5 JEDEC Spec defined Commands: MRW, MRR, ACT, WrP, WrPA, Wr, WrA, Rd, RdA, VrefCA, VrefCS, RFM, REF, SRE, SREF, PDE, PDX, MPC, and PRE
• Signal Integrity and Routing
• Post Package Repair (PPR)
• On-Die Termination (ODT)
• CA_ODT Strap Operation
• CAI, MIR, CA_ODT Pin Support
• Loopback Mode
• DRAM Timings
• Timing Parameters by Speed Grades, e.g., bus timings (setup, hold, pulse width checks)
• Command Spacing checks
• DDR5 timings rounding algorithm
• Data Integrity
• ECC and ECS Modes
• CRC generator and checks
• Command Decoding
• Single-cycle and two-cycle commands with support for both targeted and non-targeted commands
• 1N and 2N Mode support
• Programmable Configurations
• Programmable Pre/post and Interamble, CL/CWL, /tdllk/tccdl/dllreset
• Bank Groups
• Supports 8 or 4 bank groups
• Modeling the concept and the timing associated with back-to-back access to the same and different bank groups
• Refresh Options
• Normal 1X Refresh Mode and Fine Granularity 2X Refresh Mode
• 1X Refresh Rate, 2X Refresh Rate
• Additional Features
• Support of Board Delays for All the Pins
• Support for Inter Rank ODT and Command Spacing Checks
• Support for Active Byte Lane Mask for X16 device
• Verification Flows
• Query Select Verification Flow
• Random Config Verification Flow