Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design
Cadence® InnoStack™ AI Super Agent to support Socionext’s AI-driven physical design for large-scale 3nm SoCs
Vendor:
Cadence Design Systems, Inc.
Category:
Protocol Bridge
Simulation VIP for AMBA LTI
Best-in-class Arm® AMBA® LTI Verification IP (VIP) for your IP, SoC, and system-level design testing.Cadence provides a mature an…
Overview
Best-in-class Arm® AMBA® LTI Verification IP (VIP) for your IP, SoC, and system-level design testing.
Cadence provides a mature and comprehensive Verification IP (VIP) for the LTI specification, which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence Verification IP for LTI provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Cadence provides Interconnect Validator connection for interconnect verification that verifies the correctness and completeness of data as it passes through the SoC. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for LTI helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog verification language along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).
Supported specification: AMBA® LTI Protocol Specification (Includes both Issue A and Issue B spec)
Key features
- Supports LTI-A and LTI-B spec version
- LTI active and passive VIP supports both the specification version LTI-A and LTI-B.
- Channels
- Drive, sample, and check the signals and operations on LTI Request, Response, and Completion channels.
- Interface management support
- LTI active VIP does interface automatically and provides API for user-based control too. VIP also provides callback events to notify the change in the states.
- Credit Exchange based flow control
- LTI VIP does credit exchange flow control automatically and can enable user-based credit exchange control. Allowed to send user configurable maximum credit.
- Multiple VC support
- LTI VIP supports Multiple VC to send translation request.
- Out of Order response
- Translation response can be generated out of order by Active LTI Subordinate VIP and Passive mode can keep track of out-of-order responses.
- Automatic Response
- LTI Subordinate VIP is capable of generating a default response automatically. You can also modify it based on your requirement.
- Support for LTI_MMU and LTI_GPC enabled request
- LTI VIP supports a feature to enable MMU and GPC support for LTI-B version.
Block Diagram
Simulation VIP for AMBA LTI block diagram
Specifications
Identity
Part Number
Simulation VIP for AMBA LTI
Vendor
Cadence Design Systems, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
Building AI Infrastructure for Greater Choice and Flexibility
AI infrastructure is changing fast. Training and inference are putting different demands on compute, memory, connectivity, and networking, and there is no single architecture that fits every workload. For system architects, this opens up an important question: How much flexibility can be built into the system from the start?
Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
Five awards. Five areas of collaboration. One shared focus: helping customers push the limits of what is possible in semiconductor design.
How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Frequently asked questions about Protocol Bridge IP cores
What is Simulation VIP for AMBA LTI?
Simulation VIP for AMBA LTI is a Protocol Bridge IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.