Vendor: Cadence Design Systems, Inc. Category: Protocol Bridge

Simulation VIP for AMBA LTI

Best-in-class Arm® AMBA® LTI Verification IP (VIP) for your IP, SoC, and system-level design testing.Cadence provides a mature an…

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

Best-in-class Arm® AMBA® LTI Verification IP (VIP) for your IP, SoC, and system-level design testing.

Cadence provides a mature and comprehensive Verification IP (VIP) for the LTI specification, which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence Verification IP for LTI provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Cadence provides Interconnect Validator connection for interconnect verification that verifies the correctness and completeness of data as it passes through the SoC. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for LTI helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog verification language along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: AMBA® LTI Protocol Specification (Includes both Issue A and Issue B spec)

Key features

  • Supports LTI-A and LTI-B spec version
  • LTI active and passive VIP supports both the specification version LTI-A and LTI-B.
  • Channels
  • Drive, sample, and check the signals and operations on LTI Request, Response, and Completion channels.
  • Interface management support
  • LTI active VIP does interface automatically and provides API for user-based control too. VIP also provides callback events to notify the change in the states.
  • Credit Exchange based flow control
  • LTI VIP does credit exchange flow control automatically and can enable user-based credit exchange control. Allowed to send user configurable maximum credit.
  • Multiple VC support
  • LTI VIP supports Multiple VC to send translation request.
  • Out of Order response
  • Translation response can be generated out of order by Active LTI Subordinate VIP and Passive mode can keep track of out-of-order responses.
  • Automatic Response
  • LTI Subordinate VIP is capable of generating a default response automatically. You can also modify it based on your requirement.
  • Support for LTI_MMU and LTI_GPC enabled request
  • LTI VIP supports a feature to enable MMU and GPC support for LTI-B version.

Block Diagram

Simulation VIP for AMBA LTI block diagram

Specifications

Identity

Part Number
Simulation VIP for AMBA LTI
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about Protocol Bridge IP core

Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process

Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.

Enhancing Ethernet Security with MACsec

Ethernet was originally designed for high-speed data transfer and interoperability between devices. However, traditional Ethernet does not provide built-in mechanisms for securing data traffic, such as encryption or authenticity protection. This is where MACsec comes into the picture.

Rethinking AI Infrastructure: The Rise of PCIe Switches

Far from just a functional piece of hardware, PCIe switches are the invisible foundation that accelerates data processing, eliminates bottlenecks, and ensures modern AI systems operate with blazing speed and pinpoint precision.

Cadence Unveils the Industry’s First eUSB2V2 IP Solutions

Cadence's industry-first eUSB2V2 IP, built on the advanced TSMC N3P process and compliant with the latest embedded USB2 Version 2 standard, transforms computing devices by delivering unprecedented capabilities for laptops, AI video devices, and advanced image signal processor (ISP) systems.

A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet

To meet the safety and deterministic latency requirements for controlling a car, a new set of open standards is being developed, collectively referred to as “Time Sensitive Networking,” or TSN. These improve the reliability, timing, redundancy, and failure detection ability of Ethernet to the level where it can be applied throughout an automobile. This article describes how Cadence has addressed the hardware requirements of TSN in its Automotive Ethernet Media Access Controller (MAC).

Frequently asked questions about Protocol Bridge IP cores

What is Simulation VIP for AMBA LTI?

Simulation VIP for AMBA LTI is a Protocol Bridge IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP