Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
PQShield
Category:
CPU
PQPerform-Inferno + RISC-V processor for enhanced crypto-agility
PQPerform-Flex provides robust and agile high-performance acceleration for the ML-KEM and ML-DSA post-quantum cryptographic algor…
Overview
PQPerform-Flex provides robust and agile high-performance acceleration for the ML-KEM and ML-DSA post-quantum cryptographic algorithms but also future standards (programmable post-silicon, such as HQC), designed for seamless integration into modern SoC designs for both ASIC and FPGA targets.
Design Space
Organized for TLS, as well as other use cases, PQPerform-Flex supports ML-DSA (FIPS 204) for quantum-secure digital signature verification, as well as ML-KEM (FIPS 203) for quantum key exchange. PQPerform-Flex also supports AXI4 and is deployable in multiple instances, making it a powerful solution for existing systems and infrastructure requirements.
Block Diagram
PQPerform-Flex block diagram
Benefits
- Pure hardware acceleration of ML-KEM/ML-DSA
- Flexibility and crypto agility for future proofing
- Scalable configurations available as PQPerform-Inferno
- Suitable for ASIC or FPGA
Applications
- TLS acceleration
- Next generation firewall systems
- High-performance server communication
- High-capacity VPN
- Secure boot
- Migration from traditional cryptography to PQC
Specifications
Identity
Part Number
PQPerform-Flex
Vendor
PQShield
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United Kingdom
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is PQPerform-Inferno + RISC-V processor for enhanced crypto-agility?
PQPerform-Inferno + RISC-V processor for enhanced crypto-agility is a CPU IP core from PQShield listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.