PCI Express Gen4 / Ethernet SERDES on TSMC CLN5
The Programmable SERDES provides a Physical Media Attachment (PMA) Layer and synthesizable Physical Coding Sublayer (PCS).
Overview
The Programmable SERDES provides a Physical Media Attachment (PMA) Layer and synthesizable Physical Coding Sublayer (PCS). The integrated PHY for PCIe 4.0 operates at 2.5Gbps, 5Gbps, 8Gbps and 16Gbps, and is designed to meet higher performance standards required for enterprise market applications. The PHY additionally features an interface capability that allows integration with other customer-designed serial protocol PCS layers at any baud rate up to 16Gbps.
The PMA is delivered as a hard macro while the fully-synthesizable soft PCS includes performing all necessary calibration and self-test functions. The universal PHY architecture allows forming arbitrarily wide efficient links by being independent of the need for a common CMU.
Key features
- Industry leading low power PMA macro – 122.9mW per lane at 16Gbps (7.7mW/Gbps) inclusive of Tx and Rx PLLs, termination, bias, etc.
- Support for Ethernet protocols and Automotive Grade 2
- Compact form factor – 0.34 mm2 active silicon area per lane including ESD
- Minimal latency – 3 UI between parallel transfer and serial transmission
- Single-lane macro scalable to unlimited link width – x1, x2, x4, x8, x16, etc.
- Multi-orientation macros of 4, 8 and 16 lane SERDES are available for most common metal stacks
- Exhibits exceptional input sensitivity, input jitter tolerance and low output jitter
- Finely configurable receiver impedance, CTLE gain and bandwidth, with fully adaptive CTLE and DFE
- Finely configurable driver impedance, amplitude and 3-tap FFE
- Supports multiple low-power modes
- Test support features such as near-end loopback, reverse loopback, PRBS generator+checker, PLL bypass modes, etc.
- Includes PIPE Compliant PCIe PCS with programmable PIPE frequencies, and supporting bifurcation, lane/link powerdown, SRNS, SRIS and L1-substates
- Supports industry standard third-party controllers for PCIe
- Low pin-count and suitable for a variety of flip-chip packages when paired with onchip T-coils
- Metallization scheme and pad/bump structures customizable to specifications
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 5nm | N5 | — |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Ethernet IP core
Analog Bits Expands Global Engineering Footprint with New Design Center in Dongtan, South Korea
Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
Analog Bits Awarded TSMC's 2025 OIP Partner of the Year Award
Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Frequently asked questions about Ethernet IP cores
What is PCI Express Gen4 / Ethernet SERDES on TSMC CLN5?
PCI Express Gen4 / Ethernet SERDES on TSMC CLN5 is a Ethernet IP core from Analog Bits Inc. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.