Vendor: Cadence Design Systems, Inc. Category: NAND Flash

NAND Flash Controller

IP Controller for ONFI NAND and Toggle NAND

Controller View all specifications

Overview

Cadence Controller IP for NAND Flash addresses a broad range of market requirements, from SSD to basic boot applications including options for low power, reduced gate count, and performance. Our controllers and PHY IP support all major NAND Flash manufacturers and standards: ONFI 4.x, ONFI 3/2/1, Toggle 2/1, and asynchronous devices.

Key features

  • Highly Integrated IP Offering
  • Speeds system integration and reduces design cost
  • Command and Data DMA
  • Reduces software overhead
  • Wide Support of Standards
  • Enables system flexibility

Benefits

  • Seamless Integration: Provides all the necessary logic required to efficiently control all major NAND flash devices. When used with the Cadence PHY IP for NAND Flash, connects seamlessly from the SoC bus to the I/O drivers in the ASIC I/O pad ring.
  • Supports all major NAND standards: Many configurable features and input parameters to customize the controller for the specific needs of any application. Supports all major NAND standards, widely used legacy standards, and providing early support for emerging standards.
  • Proven Technology: Advanced architecture was developed over many years. Allows for quick and easy integration into any SoC.

Specifications

Identity

Part Number
NAND Flash Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about NAND Flash IP core

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

Frequently asked questions about NAND Flash Interface IP

What is NAND Flash Controller?

NAND Flash Controller is a NAND Flash IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this NAND Flash?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NAND Flash IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP