ONFI 5.2: What’s new in Open NAND Flash Interface's latest 5.2 standard
ONFI 5.2 is the latest generation of ONFI device standard, published in 2024. ONFI 5.2 devices have added several major features over previous generation ONFI standards.
Vendor:
MSquare
Category:
NAND Flash
ONFI 6.0 PHY
Supports ONFI 5.1/5.2/6.0 Specification and NV-DDR3/NV-LPDDR4 up to 3600/4800/5600/6400 Mbps
Overview
MSquare offers a silicon-proven ONFI 6.0 PHY IP that supports all modes of the Open NAND Flash Interface (ONFI) 6.0 specification. ONFI is an interface that connects external flash particles (NAND Flash) and internal flash controller (NAND Controller), commonly used in Solid State Drives (SSD) and embedded memory (eMMC) products. To facilitate customer implementation, the MSquare's ONFI 6.0PHY supports expandable channels and customizable CE/RB Pad Numbers.
Key features
- Supports ONFI 5.1/5.2/6.0 Specification and NV-DDR3/NV-LPDDR4 up to 3600/4800/5600/6400 Mbps
- Support Separate Command Address (SCA)
- Support firmware-based training
- Background DLL /ZQ Tracking
- Support 8/16Timing Group by NAND ctl
- Support DQ auto reverse
- Support DQS/RE auto Swap for Y Branch
- Support DFI Bist/Loopback/Dlychain Linear Test
- Support PI-LLT and 1-tap DFE for ONFI6.0
Block Diagram
Click to open fullscreen
1 /
2
Specifications
Identity
Part Number
ONFI 6.0
Vendor
MSquare
Type
Silicon IP
Controller / PHY
PHY
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
China
Learn more about NAND Flash IP core
Concealable physical unclonable functions using vertical NAND flash memory
Here, the authors propose a concealable PUF using V-NAND flash memory by generating PUF data through weak Gate-Induced-Drain-Leakage (GIDL) erase. The differences in doping depth among V-NAND strings arising from the fabrication cause variations in GIDL erase performance. The resulting V-NAND PUF demonstrated ideal security characteristics while maintaining 100% accuracy under variations in read count and temperature.
NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
A Tour of the Basics of Embedded NAND Flash Options
Scaling NAND flash to 20-nm node and beyond
Intel-Micron have recently introduced a scalable planar NAND cell for the 20nm technology [1]. Replacement of conventional wrap floating gate (FG) NAND memory cell with a High-K/Metal gate planar cell that can scale to the 20nm node and beyond was a significant challenge and required comprehensive material and cell exploration and optimization. This paper discusses some of the fundamental cell design issues considered and addressed to arrive at this planar cell technology including the reasoning behind choosing the planar floating gate cell over the nano-crystal cell, and the nitride cell.
Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
Eric Esteve
Frequently asked questions about NAND Flash Interface IP
What is ONFI 6.0 PHY?
ONFI 6.0 PHY is a NAND Flash IP core from MSquare listed on Semi IP Hub.
How should engineers evaluate this NAND Flash?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NAND Flash IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.