Vendor: InPsy Category: NAND Flash

4800 ONFI NV-DDR3 and NV-LPDDR4 with 4-tap DFE

Our 4800 ONFI PHY is a IP solution, including I/O, PMA, PCS and test engine with four-tap DFE.

Overview

Our 4800 ONFI PHY is a complete IP solution, including I/O, PMA, PCS and test engine with four-tap DFE. The IPT 4800 ONFI PHY facilitates high-speed data transfer between NAND flash memory and host controllers. This interface is crucial for enhancing the performance and reliability of storage solutions in various applications, from consumer electronics to industrial systems.

Key features

  • Supports Both NV-DDR3 and NV-LPDDR4 with 4-tap DFEs
    • NV-DDR3 up to 3,600 MT/s
    • NV-LPDDR4 up to 4,800MT/s
  • Support Decision Feedback Equalization (DFE): For extra high loading, DFE can reduce errors and improve data integrity
  • Compliant with JEDEC 6.0 (TBD) and JESD 230G specifications
  • Supports real-time PVT data-eye monitoring
  • Supports all required trainings and calibrations
  • Supports Power-Down Modes
    • Active
    • Low-power Run
    • Sleep
    • Low Power Sleep
    • Standby
    • Hibernate
  • Compliant with AMBA APB3.0 for register accessing

Block Diagram

Specifications

Identity

Part Number
4800 ONFI NV-DDR3 and NV-LPDDR4 with 4-tap DFE
Vendor
InPsy
Type
Silicon IP
Controller / PHY
Controller

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Taiwan (R.O.C.)

Frequently asked questions about NAND Flash Interface IP

What is 4800 ONFI NV-DDR3 and NV-LPDDR4 with 4-tap DFE?

4800 ONFI NV-DDR3 and NV-LPDDR4 with 4-tap DFE is a NAND Flash IP core from InPsy listed on Semi IP Hub.

How should engineers evaluate this NAND Flash?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this NAND Flash IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP