Vendor: SmartDV Category: Soundwire

MIPI SOUNDWIRE Synthesizable Transactor

MIPI SoundWire Synthesizable Transactor provides a smart way to verify the MIPI SoundWire component of a SOC or a ASIC in Emulato…

Overview

MIPI SoundWire Synthesizable Transactor provides a smart way to verify the MIPI SoundWire component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's MIPI SoundWire Synthesizable Transactor is fully compliant with version 1.2r08 MIPI SoundWire Bus Specification and provides the following features.

Key features

  • Supports MIPI SoundWire version 1.2r08 Specifications
  • Supports full MIPI SoundWire Master,Slave functionality
  • Supports Basic PHY and High PHY mode
  • Supports IO timing
  • Supports all frame shapes
  • Supports static, dynamic and PHY frame synchronization
  • Supports handling over bus control to Monitor based on BREQ bit
  • Supports BANK handling
  • Supports handling of all combinations of ACK/NACK responses
  • Supports PING, Read, Write commands
  • Supports all registers definitions with proper read/write attributes
  • Supports Dual Ranked Register and Commit mechanism
  • Supports Multi-byte Quantities buffer
  • Supports dynamic shape and payload switching
  • Supports groups and group response generation and handling
  • Supports bulk payload transport and bulk register access
  • Supports PRBS, Static0 and Static1 test modes
  • Supports clock pause and clock stop operation
  • Supports various kind of interrupts
  • Supports multi-lane payload transport
  • Supports various kind of payload positioning w.r.t Block per port and Block per channel
  • Supports various kind of flow controlled payload transport
  • Supports various kind of resets
    • Bus-Reset
    • ClockStopMode1 Reset
    • LostSync Reset
    • Register Reset
  • Supports various kind of Master and Slave errors generation and detection
    • Parity errors
    • CRC errors
    • Dynamic Sync bit errors
    • Static sync bit errors
    • Slave responding when address not assigned
    • Master startup using wrong shape
    • Bus clash error
    • PRBS pattern error
    • Testmode Static 0 error
    • Testmode Static 1 error

Block Diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the MIPI SoundWire testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation also contains User's Guide and Release notes

Specifications

Identity

Part Number
MIPI SoundWire Transactor
Vendor
SmartDV
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: India

Learn more about Soundwire IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

SmartDV Licenses SDIO IP Family to Ranix for V2X Products

To meet RANiX’s unique design goals, SmartDV will customize the IP to go beyond the standard SDIO functionality—thereby empowering RANiX to differentiate from their competitors. SmartDV will also provide RANiX with the requisite support and documentation to achieve ASIL certification for ISO 26262.

SmartDV Rolls Out Multi-Phase Expansion Plan

SmartDV™ Technologies, provider of flexible, customizable semiconductor design IP (intellectual property) and verification solutions, has expanded engineering operations beyond its headquarters in Bengaluru with the opening of a new office space in Coimbatore, Tamil Nadu, India.

Frequently asked questions about SoundWire IP cores

What is MIPI SOUNDWIRE Synthesizable Transactor?

MIPI SOUNDWIRE Synthesizable Transactor is a Soundwire IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this Soundwire?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Soundwire IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP