Vendor: Cadence Design Systems, Inc. Category: Soundwire

Simulation VIP for MIPI SoundWire-I3S

Best-in-class MIPI® SoundWire-I3Ssm (SWI3S) Verification IP for your IP, SoC, and system-level design testing.The Cadence® Verifi…

Verification IP View all specifications

Overview

Best-in-class MIPI® SoundWire-I3Ssm (SWI3S) Verification IP for your IP, SoC, and system-level design testing.

The Cadence® Verification IP (VIP) for SoundWire-I3S (SWI3S) is designed for easy integration in test benches at the IP, system-on-chip (SoC), and system level. The VIP for SWI3S runs on all simulators and supports SystemVerilog along with the widely adopted Universal Verification Methodology (UVM). This enables verification teams to reduce the time spent on environment development and redirect it to cover a larger verification space, accelerate verification closure, and ensure end-product quality. It supports Manager, and a configurable number of peripherals (1-8).

Supported Specifications: MIPI SoundWire-I3S specification version 0.4r36, October 2022

Key features

  • PHYs
    • Supports LC PHY and DLV PHY
  • Interfaces
    • Supports serial interface
  • Resets
    • Ability to perform power on reset and bus reset
  • Peripheral Devices
    • Multiple peripherals supported (up to 8)
  • Command Transfer
    • Manager and peripheral devices can perform ping, write, read command transfer only
  • Clock and Data recovery
    • Peripheral can lock to row syncs to generate CDR clock
  • Strength Driving
    • Manager and peripheral supports driving and identifying different driving strengths modeled as Verilog net strengths
  • Glitch Filtering
    • Manager and peripheral can filter glitches during Link control and Reset
  • Phy Control Register
    • Register to control PHY behavior (DoBusReset, StopLink, and Peripheral WakeUp, etc.)
  • Error Injection
    • Manager and peripheral support 8B-10B encoding errors and inserting glitches during bus reset
  • Transport and Protocol errors
    • Manager and peripheral can detect transport and protocol errors
  • Codeword Endianness
    • Supports Little and Big endian modes
  • Link control sequences
    • Supports bus reset, coldstandby-wake, and sleep-wake sequences

Block Diagram

Simulation VIP for MIPI SoundWire-I3S block diagram

Specifications

Identity

Part Number
Simulation VIP for MIPI SoundWire-I3S
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Soundwire IP core

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

Frequently asked questions about SoundWire IP cores

What is Simulation VIP for MIPI SoundWire-I3S?

Simulation VIP for MIPI SoundWire-I3S is a Soundwire IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Soundwire?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Soundwire IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP