Vendor:
Cadence Design Systems, Inc.
Category:
I2C / I3C
MIPI I3C Controller
Controller IP for the MIPI I3C interface
Overview
Compliant with the MIPI® I3C® specification and legacy compatible with the I2C specification, the Cadence Controller IP for MIPI I3C is engineered to quickly and easily integrate into any mobile embedded SoC device and expand sensor communication capabilities with better performance and power efficiency. The MIPI I3C Controller contains the capability to be either the Initiator/Host or the Target on the I3C bus.
Key features
- Support for Multiple Transmission Modes with Single Data Rate (SDR) and High Data Rate (HDR)
- Support for I3C Common Command Code
- Dynamic address assignment (DAA) support
Block Diagram
MIPI I3C Controller block diagram
Benefits
- Superior Performance-to-Power Ratio: Compared to established sensor interfaces - I2C, SPI
- Complete Solution: Contains the capability to be either the Initiator/Host/M or the Target/S on the I3C bus
- Supports Legacy Interfaces: I2C mode supported
Applications
- Automotive,
- Communications,
- Consumer Electronics,
- Data Processing,
- Industrial and Medical,
- Military/Civil Aerospace,
- Others
What’s Included?
- Documentation—Integration guide, user guide, and release notes
- Clean, readable, synthesize-able Verilog RTL
- Synthesis scripts
- Sample verification testbench with integrated BFM, monitors, and sanity tests
Specifications
Identity
Part Number
MIPI I3C Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about I2C / I3C IP core
From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...
Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.
MIPI I3C v1.1 - A Conversation with Ken Foust
Sharmion Kerley, MIPI Director of Marketing and Membership
MIPI CCI over I3C: Faster Camera Control for SoC Architects
Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.
Arasan I3C PHY - Ternary vs. Non-Ternary
Frequently asked questions about I2C / I3C IP cores
What is MIPI I3C Controller?
MIPI I3C Controller is a I2C / I3C IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this I2C / I3C?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.