Vendor: Noesis Technologies Category: I2C / I3C

I2C Master Controller

The ntI2C_M is an I2C-bus multi-master interface controller and provides a cost-effective solution for a wide range of applicatio…

Overview

The ntI2C_M is an I2C-bus multi-master interface controller and provides a cost-effective solution for a wide range of applications that require a low-cost serial communication channel. It provides a serial interface be-tween a device and an I2C-bus, where an external host processor is controlling the device via the I2C-bus and the I2C master interface unit. The I2C-bus communication protocol is ideal for applications where low power consumption and noise tolerance is of crucial impor-tance as well as in cases where low device interconnection overhead is strongly required. These features render the I2C-bus an ideal solu-tion for portable systems and battery-powered applications. The I2C standard is a multi-master bus that handles collision detection and arbitration thus preventing data corruption if two or more masters attempt to control the bus simultaneously. Practically the I2C-bus interface is a parallel to serial and serial to parallel converter. The serial data received from I2C-bus is converted to parallel for the CPU device. The parallel data received from the CPU or any other target device is converted to serial form for transmission on the I2C-bus. The ntI2C_M core is available in VHDL and is synthesizable to any FPGA or ASIC technology. The core can be easily customized for spe-cific customer needs and is provided with test-benches and full documentation.

Key features

  • Supports 3 transmission speeds (100 kbps, 400 kbps, 3.5 Mbps).
  • Programmable clock frequency.
  • Programmable acknowledge bit.
  • RAM data packet buffer included with parameterized length.
  • Interrupt driven data transfers.
  • Supports clock stretching and wait state generation.
  • Start-bit, Stop-bit, Repeated start-bit and acknowl-edge-bit
  • generation.
  • Multi-master operation.
  • 8051 microprocessor I/F supported.
  • Fully synchronous design, using single clock.
  • Silicon proven in ASIC and FPGA technologies for a variety of
  • applications.

Block Diagram

ntI2C_M block diagram

What’s Included?

  • Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
  • VHDL or Verilog test benches and example configura-tion files.
  • Comprehensive technical documentation.
  • Technical support.

Specifications

Identity

Part Number
ntI2C_M
Vendor
Noesis Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Noesis Technologies
HQ: Greece

Learn more about I2C / I3C IP core

Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core

Noesis Technologies has announced today the immediate availability of its ntFFT_UHS IP Core that implements a customized FFT/IFFT programmable fixed point (Decimation in Frequency - DIF) transform processor, supporting low latency, streaming, ultra-parallel complex samples per clock cycle in natural order.

Noesis Technologies releases its XTS mode AES processor IP Core

Noesis Technologies has announced today the immediate availability of its ntAES_XTS IP Core, a fully compliant core with AES-XTS algorithm standardized at NIST SP800-38E and IEEE 1619-2007 recommendations targeting disk encryption applications at sector (data unit) addressable level.

Noesis Technologies releases a fully configurable FFT/IFFT processor

Noesis Technologies announced today the immediate availability of its fully configurable FFT/IFFT processor (ntFFT). ntFFT core is a fully configurable solution that performs the FFT and IFFT transform. It is on-the-fly programmable in terms of transform size and type.

OFDM Baseband Processor by Noesis Technologies

Noesis Technologies announced today the immediate availability of its ntOFDM_BBP custom baseband processor, which implements the physical layer of an OFDM, time division duplexing (TDD) system. The baseband processor includes both transmission and reception bit-level and symbol-level processing chains including a sophisticated synchronization unit.

Frequently asked questions about I2C / I3C IP cores

What is I2C Master Controller?

I2C Master Controller is a I2C / I3C IP core from Noesis Technologies listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP