Synopsys, Inc.
•
HQ:
USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
- TSMC
- 3nm
- N3P
Compare 62 HBM Interface IP Cores from 13 vendors
-
-
Synopsys, Inc.• HQ: USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
- TSMC
- 6nm
- N6
-
Synopsys, Inc.• HQ: USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
-
Synopsys, Inc.• HQ: USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
- TSMC
- 6nm
- N6
-
Synopsys, Inc.• HQ: USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
-
Synopsys, Inc.• HQ: USA
The HBM3 PHY is a physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking A…
- Controller + PHY + 1
-
Siemens Digital Industries Software• HQ: USA
Comprehensive memory model and PHY verification HBM VIP is a comprehensive memory VIP solution portfolio for high bandwidth memor…
- Verification IP
- Controller
-
Cadence Design Systems, Inc.• HQ: USA
In production since 2015 on dozens of production designs.This Cadence® Verification IP (VIP) provides support for the JEDEC® High…
- Verification IP
- Controller
-
Cadence Design Systems, Inc.• HQ: USA
Highest performance IP for graphics, AI/ML
- PHY
- Samsung
- 10nm
- LPP
- Available on request
-
Altera• HQ: USA
HBM2E and HBM2 are high-performance memory IPs that offer a combination of high memory bandwidth, low power consumption, low late…
- Controller
-
SmartDV Technologies• HQ: India
HMC Memory Model provides an smart way to verify the HMC component of a SOC or a ASIC.
- Controller
-
SmartDV Technologies• HQ: India
HBM3 Memory Model provides an smart way to verify the HBM3 component of a SOC or a ASIC.
- Controller
-
SmartDV Technologies• HQ: India
HBM2E Memory Model provides an smart way to verify the HBM2E component of a SOC or a ASIC.
- Controller
-
SmartDV Technologies• HQ: India
HBM Memory Model provides an smart way to verify the HBM component of a SOC or a ASIC.
- Controller
-
SmartDV Technologies• HQ: India
GHBM Memory Model provides an smart way to verify the GHBM component of a SOC or a ASIC.
- Controller
-
SmartDV Technologies• HQ: India
HBM3 DFI Verification IP provides an smart way to verify the HBM3 DFI component of a SOC or a ASIC.
- Verification IP
- Controller
-
SmartDV Technologies• HQ: India
HBM2E DFI Verification IP provides an smart way to verify the HBM2E DFI component of a SOC or a ASIC.
- Verification IP
- Controller
-
SmartDV Technologies• HQ: India
HBM DFI Verification IP provides an smart way to verify the HBM DFI component of a SOC or a ASIC.
- Verification IP
- Controller
-
OPENEDGES Technology, Inc.• HQ: Korea
Features a mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environm…
- Controller + PHY + 1
-
Global UniChip Corp. (GUC)• HQ: Taiwan
This datasheet describes the HBM (High Bandwidth Memory) PHY IP, which could be integrated with HBM memory controller to provide …
- Controller + PHY + 1
- TSMC
- 7nm
- N7FF
- Silicon Proven