Vendor: V-Trans Microelectronics Category: Single-Protocol PHY

LVDS serdes 4:28 channel decompression RX 8-150Mhz

FPD-LINK 24-bit color, 8-150Mhz Receiver LVDS serdes 4:28 channel decompression RX 56-1050 Mbs x4 V-Trans 's FPD Link Receiver Ma…

Contact Provider Request Datasheet

Overview

FPD-LINK 24-bit color, 8-150Mhz Receiver
LVDS serdes 4:28 channel decompression RX 56-1050 Mbs x4

V-Trans 's FPD Link Receiver Macro is based on National Semiconductor openLDI specification v0.95 dated May 13th 1999 that allow the transfer of digital display data between a display source and a display device.
This receiver converts 4 LVDS, (low voltage differential signaling) data streams, into 24bits (single pixel) CMOS data plus 4 control signals (VSYNC, HSYNC, DE, and 1 user-defined signals), 28-bit CMOS .total.
At a maximum pixel rate of 150Mhz, LVDS data line speed is 1050Mbps, providing a total maximumbandwidth of 4.2Gb/s (525Mbytes per second).

Key features

  • FPD-LINK Receiver (also available in 30bits color 150Mhz dual channel)
  • - 4:28 Data channel decompression up to 1050mb /lane
  • - Wide Frequency Range: 8 - 150MHz suited for VGA,SVGA,XGA and SXGA
  • - Narrow bus (10 lines) reduces cable size
  • - low EMI
  • - Supports Spread Spectrum Clock Generator
  • - On chip Jitter Filtering
  • - PLL requires No External Components
  • - 125mW(TYP)
  • - 3.3V Low Power CMOS
  • - Low Power CMOS Design
  • - Power-Down Mode
  • - Clock Edge Programmable for Transmitter
  • - Pin compatible with National DS 90C384/F386,THC63LVDM84B,

What’s Included?

  • #NAME?

Specifications

Identity

Part Number
VT18LVD84
Vendor
V-Trans Microelectronics
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact V-Trans Microelectronics

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LVDS serdes 4:28 channel decompression RX 8-150Mhz?

LVDS serdes 4:28 channel decompression RX 8-150Mhz is a Single-Protocol PHY IP core from V-Trans Microelectronics listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP