Long-Reach SerDes
32 Gbps PCIe-class links, 4-tap Tx FIR, CTLE, 12-tap DFE, 30 dB IL target
Overview
Long-reach SerDes for automotive, robotics, and Physical AI applications. Asymmetric full-duplex architecture with deep equalization, silicon-proven with first silicon success.
Key features
- 32 Gbps data rate
- 4-tap Tx FIR, CTLE, 12-tap DFE
- Targeting 30 dB insertion loss
- Asymmetric full-duplex
Applications
- Automotive connectivity
- Physical AI
- Robotics
- PCIe-class long-reach channels
What’s Included?
- GDS layout database
- Liberty timing models (.lib)
- LEF layout exchange format
- Documentation available
- Integration support package
- Schematics available
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Single-Protocol PHY IP core
Design IP Faster: Introducing the C~ High-Level Language
Universal Flash Storage: Mobilize Your Data
Can MIPI and MDDI Co-Exist?
Enter the Inner Sanctum of RapidIO: Part 1
Networking software key to PICMG 2.16 optimization
Frequently asked questions about Single-Protocol PHY IP
What is Long-Reach SerDes?
Long-Reach SerDes is a Single-Protocol PHY IP core from StarIC Inc listed on Semi IP Hub.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.