Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Ethernet
High Speed Ethernet 200G/400G MAC
The 100G/200G/400G/800G Ethernet MAC IP implements the full MAC layer and reconciliation sublayer compliant with the IEEE 802.3 s…
Overview
The 100G/200G/400G/800G Ethernet MAC IP implements the full MAC layer and reconciliation sublayer compliant with the IEEE 802.3 specification. The IP provides a complete set of features that enable the user to define an optimized MAC in products across a range of 100G/200G/400G/800G applications.
The IP passes received MAC frames without modification to the user application or to the Ethernet line. In addition, the IP supports IEEE-managed objects, IETF MIB-II and RMON for management applications (e.g., SNMP). On the application side, the 100G/200G/400G/800G Ethernet MAC IP implements a flexible FIFO interface that can be connected to a user application. On the Ethernet line side, the IP implements a 1024-bit CDMII (800G Media Independent Interface) to connect to an 800G PCS. When operating in 200G/400G or 400G speeds, the IP implements a 512-bit CDMII to connect to a 200G/400G PCS. The 100G Ethernet MAC IP implements a wide CGMII/XLGMII (100G/40G Medium Independent Interface) that supports a 10G operation.
The 100G/200G/400G/800G Ethernet MAC IP seamlessly interoperates with the 00G/200G/400G/800G Ethernet PCS IP and the 112G Ethernet PHY IP to provide a complete Ethernet MAC, PCS and PHY solution for 100G/200G/400G/800G systems
Key features
- Supports all required features of the IEEE 802.3bs specification
- Supports IEEE-managed objects, IETF MIB-II and RMON for management applications
- Application interface includes the Synopsys native interface 512-bit or 1024-bit FIFO for more than 200G operation
- Designed to be used with Synopsys 100G/200G/400G/800G Ethernet PCS IP
- Supports IEEE 1588 applications
- Silicon-proven
Block Diagram
dwc_ether_hse_400gmac block diagram
Specifications
Identity
Part Number
dwc_ether_hse_400gmac
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
Ultra Ethernet, designed for scale out architectures, is an open, interoperable, high-performance protocol solution tailored for AI, supported by industry leaders across switch, networking, semiconductor, and system providers, as well as hyperscalers.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Without Ethernet connectivity, modern computing would be vastly different. “Ethernet underlies nearly everything in tech,” says Kent Lusted, a Synopsys distinguished architect who has spent the past 14 years helping shape the technology as a leader of and contributor to Ethernet standards groups.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Integrating Ethernet, PCIe, And UCIe For Enhanced Bandwidth And Scalability For AI/HPC Chips
This article explores how integrating multi-die designs with PCIe & Ethernet, in conjunction with UCIe IP, maximizes bandwidth and performance, facilitating the scaling up and out of modern AI data center infrastructures.
Frequently asked questions about Ethernet IP cores
What is High Speed Ethernet 200G/400G MAC?
High Speed Ethernet 200G/400G MAC is a Ethernet IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.