Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Ethernet
High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
The 800G Ethernet Physical Coding Sublayer (PCS) IP, compliant with the 400G IEEE 802.3bs standard, provides a set of features en…
Overview
The 800G Ethernet Physical Coding Sublayer (PCS) IP, compliant with the 400G IEEE 802.3bs standard, provides a complete set of features enabling users to define an optimized PCS in products across a range of 800G Ethernet applications. The PCS IP implements two standard 400G PCS (IEEE P802.3bs) with bonding to create an aggregate 800G PCS.
The 800G Ethernet PCS IP is available in single or octal port configurations. The IP in either configuration seamlessly interoperates with the 112G Ethernet PHY IP.
The IP includes multiplexed Reed-Solomon Forward Error Correction (RS-FEC) functions for use by different channels at various speeds. The IP implements a 1024-bit wide CDMII for connections to the MAC on the application side and 8-lane interface to the PHY on the Ethernet line side.
Synopsys delivers a complete Ethernet solution with 800G Ethernet PCS IP, 800G Ethernet MAC IP and 112G Ethernet PHY IP.
Key features
- Compliant with the IEEE 802.3 standard
- Configurable IP available in single or octal port
- Designed to be used with Synopsys 800G MAC IP for 800G Ethernet Systems
- Includes RS-FEC functions
- Supports IEEE 1588 standard
- Silicon proven
- Integration tested with the Synopsys 800G Ethernet MAC
Block Diagram
dwc_ether_hse_800gpcs block diagram
Specifications
Identity
Part Number
dwc_ether_hse_800gpcs
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
Ultra Ethernet, designed for scale out architectures, is an open, interoperable, high-performance protocol solution tailored for AI, supported by industry leaders across switch, networking, semiconductor, and system providers, as well as hyperscalers.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Without Ethernet connectivity, modern computing would be vastly different. “Ethernet underlies nearly everything in tech,” says Kent Lusted, a Synopsys distinguished architect who has spent the past 14 years helping shape the technology as a leader of and contributor to Ethernet standards groups.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Integrating Ethernet, PCIe, And UCIe For Enhanced Bandwidth And Scalability For AI/HPC Chips
This article explores how integrating multi-die designs with PCIe & Ethernet, in conjunction with UCIe IP, maximizes bandwidth and performance, facilitating the scaling up and out of modern AI data center infrastructures.
Frequently asked questions about Ethernet IP cores
What is High Speed Ether 2/4/8-Lane 200G/400G/800G PCS?
High Speed Ether 2/4/8-Lane 200G/400G/800G PCS is a Ethernet IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.