High-Performance, Configurable, 8-bit Microcontroller

The R8051XC2 configurable processor core implements a range of fast, 8-bit, micro-controllers that execute the MCS®51 instruction set. 

The IP core runs with a single clock per machine cycle, and requires an average of 2.12 machine cycles per instruction. Dhrystone 2.1 tests show it to run from 9.4 to 12.1 times faster than the original 8051 at the same frequency. Representative 40 nm ASIC results have reached 1.2 GHz, for an effective speed up of 1,200 times over 80C51 chips.

The core has a rich set of optional features and peripherals. Designers can choose from several versions, including the easy-to-configure full version with all options included; a custom, non-configurable version with options specified at purchase; and pre-packaged versions with different sets of options and degrees of configurability.

All versions of the core benefit from power-saving architectural efficiency—the R8051XC2 is 10% better in milliwatts/DMIP than our previous generation—and various power-management options are available. System development is facilitated through a  native on-chip debugging option and support by development tools from Keil and IAR. 

This product builds on CAST’s experience with hundreds of 8051 IP customers going back to 1997. Designed for easy reuse in ASICs or FPGAs, the core is strictly synchronous, with positive-edge clocking (except in the optional debug & SPI modules), synchronous reset, and no internal tri-states. Representative 40nm ASIC results show the core to be conservative in its use of space, requiring just 7,200 to 35,500 gates (DMA not included). 
 
 

• Fully compatible with the MCS® 51 instruction set
• Single clock per cycle and efficient architecture for up to 12.1 times the performance of original 8051
• Fewer machine cycles means lower average power usage in most applications
• Extensive set of optional features and peripherals 
• JTAG-based On-Chip Debug Support (OCDS) or single-wire Debug (SWAT)
• Integrated with IAR Embedded Workbench & Keil uVision™ IDEs  
• Options and Peripherals

  Full user-configurable version includes all of these; other versions include a subset (see Versions).

• Full user-configurable version includes all of these; other versions include a subset (see Versions).

• HDL RTL source code 
• Easy-to-use configuration tool (with configurable versions)
• An example chip implementation, which uses the core in a sample system
• Sophisticated self-checking HDL Testbench including everything needed to test the core (Verilog versions use Verilog 2001)
• Simulation script, vectors, and expected results
• Synthesis script
• Comprehensive user documentation, including detailed specifications and a system integration guide
• A reference design board is available; contact CAST Sales for information