GUC Announces 2nm 16 Gbps HBM4E IP
Implemented on TSMC's cutting-edge N2P process, the HBM4E PHY has successfully taped out on TSMC CoWoS®-L advanced packaging technology.
Vendor:
Global UniChip Corp. (GUC)
Category:
Single-Protocol PHY
GLink Multi-Slice PCS
GLink Multi-Slice PCS (IGPD2D001A) is a digital IP used to provide data bus alignment between different GLink Slices to ensure co…
Overview
GLink Multi-Slice PCS (IGPD2D001A) is a digital IP used to provide data bus alignment between different GLink Slices to ensure consistent data arriving at the RX side in spite of different delays of TX and RX PCS FIFOs of different slices.
GLink Multi-Slice PCS is a configurable design for a specific multi-slice configuration. By specifying number of user interface and the corresponding data bus width, and whether different user interface would be merged into one GLink Slice, a specific GLink Multi-Slice PCS design could be provided, including RTL code with timing constraints and a testbench.
The Multi-Slice PCS is compatible with any revision of GLink IP, and it provides the error indication in case of alignment fail.
GLink Multi-Slice PCS is a configurable design for a specific multi-slice configuration. By specifying number of user interface and the corresponding data bus width, and whether different user interface would be merged into one GLink Slice, a specific GLink Multi-Slice PCS design could be provided, including RTL code with timing constraints and a testbench.
The Multi-Slice PCS is compatible with any revision of GLink IP, and it provides the error indication in case of alignment fail.
Key features
- Align data buses of different GLink Slices
- Compatible with any revision of GLink IP
- VALID and READY handshake mechanism
- Support any data bus width
- Support multiple data buses merge to same GLink Slice
- Support at most eight combined Slices
- TX Multi-Slice PCS latency is 0 TX clock
- RX Multi-Slice PCS latency is default 1 RX clock
- Provide alignment fail status
Specifications
Identity
Part Number
IGPD2D001A
Vendor
Global UniChip Corp. (GUC)
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Taiwan
Learn more about Single-Protocol PHY IP core
GUC Monthly Sales Report – August 2026
GUC (TAIEX: 3443) today announced its net sales for Aug 2026 were NT5,840 million, increased 1.2% month-over-month and also increased 111.0% year-over-year.
GUC Monthly Sales Report – July 2026
GUC (TAIEX: 3443) today announced its net sales for July 2026 were NT5,769 million, increased 17.1% month-over-month and also increased 158.4% year-over-year.
GUC Monthly Sales Report – June 2026
GUC today announced its net sales for June 2026 were NT4,928 million, increased 5.4% month-over-month and also increased 103.7% year-over-year.
GUC Monthly Sales Report – May 2026
GUC (TAIEX: 3443) today announced its net sales for May 2026 were NT4,674 million, increased 8.8% month-over-month and also increased 132.1% year-over-year.
Global Unichip Corp (GUC) showcases VSORA’s Jotunn8 AI inference processor at the TSMC Europe Technology Symposium
Jotunn8 is VSORA’s flagship AI inference processor, purpose-built for inference workloads. It delivers ultra-low latency and very high throughput by addressing the memory wall bottleneck, enabling cost-efficient deployment of large-scale AI models.
Frequently asked questions about Single-Protocol PHY IP
What is GLink Multi-Slice PCS?
GLink Multi-Slice PCS is a Single-Protocol PHY IP core from Global UniChip Corp. (GUC) listed on Semi IP Hub.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.