DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
Chipus Microelectronics
Category:
DAC
General Purpose 10-bit DAC - 10 bits, 2MSPS, buffered output option - LFoundry 0.15µm LF150 CMOS
This macro-cell is a general purpose, 10-bit, 2MSPS, resistive Digital-to-Analog Converter (DAC) core designed for LFoundry 0.15μ…
Overview
This macro-cell is a general purpose, 10-bit, 2MSPS, resistive Digital-to-Analog Converter (DAC) core designed for LFoundry 0.15μm LF150 CMOS technology STD (Standard) and LP (Low Power) process.
The circuit has internal optional buffer to drive directly light loads and is optimized for low power consumption.
The core is easily retargeted to any other CMOS technology with R-poly devices.
Key features
- General purpose resistive DAC
- 10-bit resolution
- 2MSPS speed
- avdd = 3.3V, dvdd = 1.8V
- INL = ±0.5 LSB, DNL = ±0.5 LSB
- Buffered output option
- Indicative area: 0.1mm2
Block Diagram
CM3011bg block diagram
Applications
- Control applications
- Fan speed control/driver
- General purpose control/driver
What’s Included?
- Datasheet/Integration Guide
- HDL Model
- Flat GDSII database/LVS netlist
- Customer Support
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| LFoundry | 150nm | 150nm 1500 nm | — |
Specifications
Identity
Part Number
CM3011bg
Vendor
Chipus Microelectronics
Type
Silicon IP
Analog
Resolution bits
10 Bit
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Brazil
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is General Purpose 10-bit DAC - 10 bits, 2MSPS, buffered output option - LFoundry 0.15µm LF150 CMOS?
General Purpose 10-bit DAC - 10 bits, 2MSPS, buffered output option - LFoundry 0.15µm LF150 CMOS is a DAC IP core from Chipus Microelectronics listed on Semi IP Hub. It is listed with support for lfoundry.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.