Learn more about CPU IP core
Allegro DVT announced its contribution to the European CHASSIS program's implementation of the Automotive Base Die chiplet. The 5nm chiplet is set to revolutionize the automotive semiconductor landscape, laying the foundation for the open and standardized chiplet ecosystem that will enable the next generation of software-defined vehicles.
Allegro DVT, the leader in Semiconductor Video IPs and Video Compliance Tools, announces the availability its real-time AV2 Decoder IP integrated into its Pulsar™ D400 Series Multi-Standard Decoding IP.
The new DWP300 DeWarp IP is designed for optimal silicon area and power efficiency while offering flexible geometric transformation in real time. It combines a customizable software driver that generates mesh configurations for a wide range of geometric transformations and a dedicated hardware core capable of executing the geometric transformation in real-time on full video.
AllegroDVT, a leading provider of Digital Video Technology Solutions, today announced the release of a complete range of Solutions to accelerate the adoption of the next-generation AV2 codec from the Alliance for Open Media (AOMedia).
Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 decoder silicon IP is silicon proven having been integrated into SoCs designed into various advanced silicon processes down to 3nm.
Allegro DVT, the worldwide leader in video codec compliance test suites and semiconductor video IPs, announces that it has completed the acquisition of Vicuesoft, the leading provider of video quality and bitstream analysis solutions.
