Allegro DVT plays a pivotal role in groundbreaking CHASSIS Automotive Base Die development
GRENOBLE, France -- June 30, 2026 -- Allegro DVT announced its contribution to the European CHASSIS program's implementation of the Automotive Base Die chiplet. The 5nm chiplet is set to revolutionize the automotive semiconductor landscape, laying the foundation for the open and standardized chiplet ecosystem that will enable the next generation of software-defined vehicles.
The Automotive Base Die acts as the central communication and integration hub for automotive System-on-Chip (SoC) infrastructure, which is designed to enable seamless integration of third-party chiplets via the Universal Chiplet Interconnect Express (UCIe) standard. The Automotive Base Die is funded within the Chips JU program CHASSIS by leading European entities BMW, imec, and Bosch, which aims to enable unprecedented flexibility and innovation in the automotive industry.
Allegro DVT’s expertise has been instrumental in the development of this foundational technology. Specifically, Allegro DVT has provided its Encoding and Decoding Semiconductor Video IP solutions to help build optimized and high-performance video pipelines within chiplet-based automotive architectures. This includes advanced video IP for in-vehicle camera systems such as ADAS, surround view, and in-vehicle infotainment applications, supporting multiple high-resolution video streams.
Leveraging Allegro DVT’s deep expertise in video compression and real-time video processing, the solution is designed to meet the stringent requirements for optimized memory bandwidth, processing latency, and power consumption of next-generation vehicles while ensuring scalable and efficient integration across heterogeneous chiplets.
"We are incredibly proud to be a key partner in the CHASSIS program and to contribute to such a transformative project for the European automotive industry" said Nouar Hamze, CEO of Allegro DVT. “Our Encoding and Decoding Semiconductor Video IP solutions perfectly align with the goals of the Automotive Base Die chiplet, enabling high-performance video processing for next-generation automotive platforms. This collaboration underscores our commitment to advancing innovation and establishing open standards for software-defined vehicles."
The CHASSIS program, coordinated by Bosch, is a three-year European research project focused on creating an open chiplet ecosystem for secure and scalable technology in software-defined mobility. The Automotive Base Die represents a significant step towards CHASSIS’s goal of establishing a standardized, open chiplet-based platform that will drive competition and foster innovation across the industry.
By enabling early interoperability testing with other chiplets and accelerating European-centric design, the Automotive Base Die is poised to strengthen Europe’s position in advanced semiconductor design and manufacturing, while fostering a more agile and innovative automotive supply chain.
CHASSIS receives funding within the Chips Joint Undertaking (Chips JU) and National Authorities under grant agreement 101252788.
Explore Allegro DVT IP:
- Multi-format, multi-stream hardware Decoder for AV2
- DeWarp IP
- Flexible Pixel Processor Video IP
- Neural Video Processor IP
About Allegro DVT
Established in 2003 and headquartered in France, Allegro DVT is a world-leading provider of Digital Video Technology solutions, including Semiconductor Video Intellectual Property (IPs), Video Compliance Tools and Digital TV Receivers Testing solutions.
Related Semiconductor IP
- Multi-format, multi-stream hardware Decoder for AV2
- DeWarp IP
- Flexible Pixel Processor Video IP
- Neural Video Processor IP
- High-Perfomance, multi-format Video Encoder IP
Related News
- Allegro's MPEG-4 AVC/H.264 Certification Test Suites Selected by STMicroelectronics
- Allegro introduces world's first H.264/MPEG-4 AVC High-Profile/High-Definition Hardware Video Encoding IP
- ALLEGRO licenses its H.264/MPEG-4 AVC High-Definition Video Encoding IP to one of the world’s top 10 IC vendors
- Allegro DVT now shipping 3rd generation H.264/MPEG-4 AVC/MVC high-definition video encoding IP core
Latest News
- BrainChip Announces Commercial Availability and Production Shipments of AKD1500 Neuromorphic Processors
- Allegro DVT plays a pivotal role in groundbreaking CHASSIS Automotive Base Die development
- AI Component Capacity Squeeze and Foundry Output Cuts to Extend Mature-Node Price Increases in 2027
- Xiphera Selected for ESA ARTES Project to Advance Secure High-Speed Satellite Communications
- Amlogic Unveils A311Y3: Next-Generation 6nm SoC Built to Power the Edge AI Ecosystem