Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Building on its High-Speed Ethernet controller IP family, Cadence provides ESUN-ready controller IP for next-generation AI scale-up networking.
Vendor:
Faststream Technologies
Category:
Ethernet
Ethernet MAC Controller IP
The Ethernet Media Access Controller IP is an embedded Fast Ethernet controller module.
Overview
The Ethernet Media Access Controller IP is an embedded Fast Ethernet controller module. It is compliant with IEEE 802.3 specification for 10/100Mbps Ethernet and the IEEE802.3ab specification for 1000Mbps Ethernet MAC. The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. The controller provides half- or full-duplex operation, supports jumbo frames, and optionally provides a reach set of statistics counters enabling station management. The IP core is designed for SoC and mobile applications such as integrated networking devices, PCI-Express Ethernet controllers, and Ethernet adapter cards. The controller architecture is carefully tailored to optimize link utilization, latency, reliability, power consumption, and silicon footprint. Integration with an Ethernet PHY is straightforward, as the controller core supports the Media Independent Interface (MII) and the Gigabit Media Independent Interface (GMII) physical layer interface standards.
Key features
- Compliant to IEEE 802.3-2002 specification
- Comply with IEEE 802.3u MII interface.
- Supports full duplex flow control - IEEE 802.3
- Supports VLAN - compliant to IEEE 802.3, 802.1Q
- Supports 32-bit memory local bus interface
- Jumbo and Short frame support
- Flexible address filtering
- Extensive statistics counters
- Flexible address filtering modes and inverse address filtering
- 64-bit hash table to filter multicast addresses
- Full Duplex/Half Duplex capability for 10M/100M MAC
- MII, GMII and RGMII interface support
- Automatic generation of FCS and PAD
- Supports MDIO for PHY management
- Management counters for RMON and IEEE 802.3
- Automatic detection and checking of PAUSE frames
- Option to block PAUSE frames
- Maskable interrupts for major hardware events
- Store-forward and cut-through mode support
- Line and system loopback support
- Highly Configurable: Hardware & Software options Line
Benefits
- Easy-to-use industry-standard test environment and ease of integration.
- Feature-rich, highly flexible, scalable, configurable and timing friendly design
- Unencrypted source code allows easy implementation
- Verified with one VIP
- Customer training available
- optimized for high performance, link utilization, low latency, low power, and low gate count.
- Reuse Methodology Manual guidelines (RMM) compliant Verilog code ensured using Spyglass
Applications
- It can be used in any SoC design requiring Ethernet connectivity.
- Can be used in Embedded system like IP STB, STB, etc.
- It can be used in Networking and communications like Network Interface Adapter.
What’s Included?
- The core is available in Verilog RTL or as targeted FPGA netlist
- It is deliverable including an extensive testbench, comprehensive documentation, and a sample Linux driver.
Specifications
Identity
Part Number
FST-ETHRNT-MAC-CNTRLR
Vendor
Faststream Technologies
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Ethernet Auto-Negotiation: Enabling Seamless Link Optimization
Ethernet has evolved significantly from 10 Mbps shared media to today’s multi-hundred gigabit high-speed links. One foundational feature that has enabled this scalability and ease of deployment is Auto-Negotiation (AN).
Enhancing Ethernet Security with MACsec
Ethernet was originally designed for high-speed data transfer and interoperability between devices. However, traditional Ethernet does not provide built-in mechanisms for securing data traffic, such as encryption or authenticity protection. This is where MACsec comes into the picture.
What Makes Ethernet IP Truly Automotive-Grade
This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.
Frequently asked questions about Ethernet IP cores
What is Ethernet MAC Controller IP?
Ethernet MAC Controller IP is a Ethernet IP core from Faststream Technologies listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.