Vendor: SmartDV Technologies Category: Ethernet

ETHERNET CYCLIC FEC IIP

ETHERNET CYCLIC FEC core is compliant with IEEE Standard 802.3.2018 Ethernet specification.Through its compatibility, it provides…

Contact Provider Request Datasheet

Overview

ETHERNET CYCLIC FEC core is compliant with IEEE Standard 802.3.2018 Ethernet specification.Through its compatibility, it provides a simple interface to a wide range of low-cost devices. ETHERNET CYCLIC FEC IIP is proven in FPGA environment.The host interface of the ETHERNET CYCLIC FEC can be simple interface or can be AHB,AHB-Lite,APB,AXI,AXI-Lite,Tilelink,OCP,VCI,Avalon,PLB,Wishbone or Custom protocol.

ETHERNET CYCLIC FEC IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with ETHERNET specification.
  • Supports Full IEEE Standard 802.3.2018 Ethernet cyclic FEC functionality.
  • This FEC(Forward Error correction) methodology implements the (2112 , 2080) binary cyclic code is shortened from the cyclic Fire code (42987, 42955).
  • Supports FEC of 32 bits parity bits.
  • This FEC can correct up to 11-bit burst error.
  • Supports the pipelined mechanism for the error correction.

Block Diagram

ETHERNET CYCLIC FEC IIP block diagram

Benefits

  • Single site license option is provided to companies designing in a single site.
  • Multi sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs,license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The ETHERNET CYCLIC FEC interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases.
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files.
  • IP-XACT RDL generated address map.
  • Firmware code and Linux driver package.
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
ETHERNET CYCLIC FEC IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about Ethernet IP core

Enhancing Ethernet Security with MACsec

Ethernet was originally designed for high-speed data transfer and interoperability between devices. However, traditional Ethernet does not provide built-in mechanisms for securing data traffic, such as encryption or authenticity protection. This is where MACsec comes into the picture.

What Makes Ethernet IP Truly Automotive-Grade

This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.

Frequently asked questions about Ethernet IP cores

What is ETHERNET CYCLIC FEC IIP?

ETHERNET CYCLIC FEC IIP is a Ethernet IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP