Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Ethernet
Enterprise Ethernet MAC Controller IP
The Enterprise Ethernet Media Access Controller (MAC) IP (XLGMAC) enables a host to transmit and receive data over Ethernet in co…
Overview
The Enterprise Ethernet Media Access Controller (MAC) IP (XLGMAC) enables a host to transmit and receive data over Ethernet in compliance with the IEEE 802.3 and consortium specifications. The IP with support for 100G/50G/40G/25G/10G/5G/2.5G/1G Ethernet speeds has the following three major configurations:
XLGMAC-CORE: Configured for a native interface
XLGMAC-MTL: Configured with a transaction layer
XLGMAC-AXI: Configured as a subsystem with an 4 AXI interface
The native application interface of the XLGMAC-CORE, XLGMAC-MTL, and 4 AXI interface of the XLGMAC-AXI enables easy integration of the Enterprise Ethernet MAC Controller IP into 1G to 100G Ethernet host applications. The XLGMAC provides:
An XLGMII interface for integration with the 25, 40, 50, and 100-Gigabit PHY
An XGMII interface for integration with the 10-Gigabit PHY
A GMII interface for integration with the 1-Gigabit PHY
The configurable XLGMAC IP is optimized for gate count and latency and offers a flexible RTL core for integration into a broad range of applications including network interface ports, backplane switches, and enterprise switches.
The Ethernet IP solution includes configurable controllers and silicon-proven PHYs supporting speeds of up to 100G, verification IP, IP Prototyping Kits, Software Development Kits and Interface IP Subsystems.
Key features
- Compliant with IEEE standards including:
- IEEE 802.1AS-2011 and 802.1-Qav-2009 for Audio Video (AV) traffic
- IEEE 802.3 for Ethernet MAC, Gigabit Media Independent Interface (GMII), 10G Media Independent Interface (XGMII), 40G/100G Media Independent Interface (XLGMII).
- IEEE 1588-2008 for precision networked clock synchronization
- IEEE 802.3az-2010 for Energy Efficient Ethernet (EEE)
- Arm AMBA 3.0 and AMBA 3 APB subordinate ports
- AMBA 4 AXI and ACE protocol specifications, February 2013, Arm for 4 AXI and 4 APB interfaces
- Interfaces to the PHY layer through a configurable interface supporting XLGMII/CGMII, XGMII or GMII interface
- Comprehensive deliverables packaged in an IP-XACT compatible .run file
- Includes Synopsys’ coreConsultant tool for easy configuration
Block Diagram
dwc_ether_xlgmac block diagram
Specifications
Identity
Part Number
dwc_ether_xlgmac
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
Ultra Ethernet, designed for scale out architectures, is an open, interoperable, high-performance protocol solution tailored for AI, supported by industry leaders across switch, networking, semiconductor, and system providers, as well as hyperscalers.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Without Ethernet connectivity, modern computing would be vastly different. “Ethernet underlies nearly everything in tech,” says Kent Lusted, a Synopsys distinguished architect who has spent the past 14 years helping shape the technology as a leader of and contributor to Ethernet standards groups.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Integrating Ethernet, PCIe, And UCIe For Enhanced Bandwidth And Scalability For AI/HPC Chips
This article explores how integrating multi-die designs with PCIe & Ethernet, in conjunction with UCIe IP, maximizes bandwidth and performance, facilitating the scaling up and out of modern AI data center infrastructures.
Frequently asked questions about Ethernet IP cores
What is Enterprise Ethernet MAC Controller IP?
Enterprise Ethernet MAC Controller IP is a Ethernet IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.