Vendor: Ingenieurbüro BAY9 Category: Debug Trace

Emulation of RF and channel impairments in Verilog

The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmissi…

Contact Provider Request Datasheet

Overview

The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.

Key features

  • DAC emulation - request p samples every q clock cycles
  • IQ imbalance + DC offset
  • PA amplitude compression and phase shift
  • FIR type fading channel
  • Frequency + sampling clock offset
  • Additive White Gaussian Noise
  • RX gain control with arbitrary definition of attenuation, pin setting, and delay
  • Available as Verilog source code without vendor specific IP cores

Benefits

  • Test and verify PHY implementations in real time
  • Optimize parameters
  • Create BER/FER curves in a fast and reproducible way
  • Avoid the effort to connect a real RF

What’s Included?

  • Verilog source code
  • Matlab/Octave control functions
  • Documentation

Specifications

Identity

Part Number
VRF
Vendor
Ingenieurbüro BAY9
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Ingenieurbüro BAY9
HQ: Germany
Contact Ingenieurbüro BAY9

Learn more about Debug Trace IP core

OCP SoC instrumentation solutions involve more than just trace

On-chip analysis can effectively improve our understanding of complex embedded systems, such as Open Core Protocol (OCP)-based architectures. For OCP level systems integration, real-time performance analysis is often a priority for getting products to market quickly, and embedded instrumentation analysis that can be used with emulators, prototypes, and production silicon can provide systems information and control that go beyond simulation based analysis

Introducing the Akeana 1000 Series Processors

Today we present to you the Akeana 1000 Series Processors, a series of High Performance processors IP which is optimized for AI applications and workloads, thus providing a quick AND efficient processing solution for your AI needs.

Frequently asked questions about Debug Trace IP

What is Emulation of RF and channel impairments in Verilog?

Emulation of RF and channel impairments in Verilog is a Debug Trace IP core from Ingenieurbüro BAY9 listed on Semi IP Hub.

How should engineers evaluate this Debug Trace?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP