Vendor: MSquare Category: Single-Protocol PHY

eDP PHY

MSquare's eDP PHY is a reliable solution for display interface requirements, supporting resolutions of 4K and higher.

Contact Provider Request Datasheet

Overview

MSquare's eDP PHY is a highly reliable solution for display interface requirements, supporting resolutions of 4K and higher. By operating at substantially higher bit rates, this eDP solution reduces both the number of wires and pins required compared to interfaces like LVDS, DVI, and HDMI. It is fully compliant with eDP v1.5 and v1.4b standards, and capable of driving up to 8.1Gb/s per lane in configurations up to 4 lanes. It consists of electrical sub-blocks of main-link and AUX channel of PHY for eDP. MSquare provides eDP with superior PPA and offers customization based on customer specifications.

Key features

  • Compatible with embedded display port v1.5/v1.4b specification 
  • Four-lane main link with support for 8.1/5.4/4.32/3.24/2.7/2.43/2.16/1.62Gbps 
  • Supports Enhanced Framing Mode 
  • Automatic Link-Training with an option for firmware-controlled Link-Training procedure 
  • Supports Fast Link Training/No Link Training 
  • Supports AUX Channel for access to DPCD and EDID 
  • Supports a maximum 144Hz refresh rate
  • Supports variable refresh rate and Adaptive-Sync for VESA Adaptive Sync 
  • Supports Panel Self Refresh(PSR) function and PSR with selective update (PSR2) function  
  • Supports VESA DSC v1.01, v1.1, v1.2a with FEC
  • Supports Panel Replay (PR) and Adaptive Refresh Panel (APR) 

Block Diagram

eDP block diagram

Specifications

Identity

Part Number
eDP
Vendor
MSquare
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

MSquare
HQ: China
Contact MSquare

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is eDP PHY?

eDP PHY is a Single-Protocol PHY IP core from MSquare listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP