Beyond the CPU and GPU: SiFive in Datacenter Infrastructure
How embedded RISC-V processors in NICs, retimers, optics, switches, and security chips are overcoming modern scaling limits
Vendor:
Sifive, Inc.
Category:
CPU
E76-MC Quad-core 32-bit embedded processor
The SiFive E76-MC Standard Core is a high-performance quad-core 32-bit embedded processor which is fully-compliant with the RISC-…
Overview
The SiFive E76-MC Standard Core is a high-performance quad-core 32-bit embedded processor which is fully-compliant with the RISC-V ISA. Its advanced memory subsystem enables inclusion of tightly-integrated memory and caches.
The E76-MC is ideal for applications with high-throughput requirements such as In-storage Compute, Sensor Hubs, Edge-compute Nodes, Biometric Signal Processing, and Autonomous Machines (i.e., Robots, Drones, ADAS systems, etc.)
The E76-MC is ideal for applications with high-throughput requirements such as In-storage Compute, Sensor Hubs, Edge-compute Nodes, Biometric Signal Processing, and Autonomous Machines (i.e., Robots, Drones, ADAS systems, etc.)
Key features
- Fully compliant with the RISC-V ISA specification
- RV32IMAFC E76 Cores (4x)
- Machine and User Mode Support
- In-order, 8-stage pipeline
- Advanced Memory Subsystem
- 32KB Instruction Cache
- 32KB Instruction Tightly Integrated Memory (ITIM)
- 32KB Data Cache
- 32KB Data Local Store (DLS)
- 256MB L2 Cache
- High-performance TileLink Interface
- Benchmark Scores
- 3.73/2.3 DMIPS/MHz (Best Effort/Legal)
- 5.1 CoreMark/MHz
Block Diagram
E76-MC block diagram
Specifications
Identity
Part Number
E76-MC
Vendor
Sifive, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
How programmable RISC-V solutions optimize, control and direct custom accelerator functionality, unlocking the next generation of AI performance with SiFive intelligent control.
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
The broader RISC-V standards process continues to deliver innovation that responds dynamically to evolving market needs. If you didn’t see the announcement, in an important milestone for the open hardware ecosystem, the RISC-V Board of Directors officially ratified the S-mode Physical Memory Protection (SPMP) version 1.0 specification on August 20, 2026.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Powered by SiFive’s latest RISC-V CPU technology, the new development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
Introducing SKL: The SiFive Kernel Library
We’re thrilled to announce the launch of the SiFive Kernel Library or SKL (pronounced “skill”), an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines.
Frequently asked questions about CPU IP cores
What is E76-MC Quad-core 32-bit embedded processor?
E76-MC Quad-core 32-bit embedded processor is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.