SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
Open-source software and open-standard architectures to accelerate next-generation datacenter AI compute
SANTA CLARA, Calif. – September 15, 2026 – Today at the AI Infra Summit, SiFive, Inc., and AMD showcased a demonstration of AMD ROCm™ running on SiFive’s recently announced BigSky Datacenter Development Platform.
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
This collaboration brings together the best of open source software, the AMD ROCm ecosystem, and the best of RISC-V open standard architectures to enable next-generation datacenter AI compute. The two companies will continue to evaluate optimization of ROCm on RISC-V powered servers, aiming to speed up processing times and enable even more acceleration use cases and larger models in the future.
“We are pleased to collaborate with AMD to bring the ROCm open software ecosystem to our BigSky datacenter development platform,” said Matt Langman, SVP, Datacenter at SiFive. “By combining the leading open standard architecture with their open-source software, we are enabling hyperscalers and developers to run advanced AI workloads seamlessly on RISC-V. This is another pivotal milestone as we work to accelerate the adoption of RISC-V in the datacenter.”
“ROCm’s open-source foundation enables developers to bring accelerated AI workloads to a broad range of systems,” said Ramine Roane, corporate vice president, AI software product management, AMD. “This demonstration with SiFive is an early step in enabling developers to explore ROCm-based AI acceleration on RISC-V host platforms.”
To see the demo in person, stop by SiFive’s booth inside the RISC-V International Pavilion at the AI Infra Summit, taking place September 15–17, 2026, at the Santa Clara Convention Center in Santa Clara, CA.
The SiFive BigSky SF-2U870 is designed explicitly for advanced software porting, workload tuning, and validation testing to foster ecosystem enablement. Hardware specifications include:
- 32 P870-D cores operating at 2.0 GHz
- 256GB DDR5-5600 memory
- 4x PCIe® Gen5 x16 (64 lanes) and PCIe Gen3 x4
- 2x 7.68TB U.2 NVMe SSD
- 10/25Gb OCP 3.0 NIC
The platforms are available today. Interested parties should contact SiFive sales for more information.
Explore SiFive IP:
- Highest performance Six-wide, RVA23, CHI bridge, RAS Functionality, Scalable to 256 cores
- Performance P570 Gen 3
- High-performance AI dataflow processor with scalable vector compute capabilities
- Performance P550 Gen 3
- High performance Linux-capable processor
About SiFive
As the pioneers who founded RISC-V, SiFive is transforming the future of computing by bringing the power and flexibility of RISC-V to the world. SiFive's market-leading IP provides the blueprint for high-performance, customizable, and energy-efficient processor cores across the entire computing spectrum, from the intelligent edge to the most advanced AI datacenters. SiFive is the trusted IP partner for the world's most innovative technology companies.
Related Semiconductor IP
- Highest performance Six-wide, RVA23, CHI bridge, RAS Functionality, Scalable to 256 cores
- Performance P570 Gen 3
- High-performance AI dataflow processor with scalable vector compute capabilities
- Performance P550 Gen 3
- High performance Linux-capable processor
Related News
- AMD and Key Industry Partners Welcome the AMD Opteron A1100 SoC to the 64-bit ARM Datacenter Arena
- Silver Lining Systems to Bring the Calxeda Fabric to Hyper-scale Servers with AMD Opteron A1100 Processor
- AMD Unveils World's First 7nm Datacenter GPUs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Latest News
- Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
- SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
- Ceva Appoints Semiconductor Industry Veteran Ziv Hammer as Executive Vice President to Lead Connectivity & Sensing
- Andes Technology Honors Quintauris as 2026 Partner of the Year
- Cognichip Launches ACI Enterprise: Industry's First Full-Stack Intelligence Infrastructure for Chip Design