Beyond the CPU and GPU: SiFive in Datacenter Infrastructure
How embedded RISC-V processors in NICs, retimers, optics, switches, and security chips are overcoming modern scaling limits
Vendor:
Sifive, Inc.
Category:
CPU
E34 Standard RISC V Core
The SiFive E34 Standard Core adds single-precision floating-point to the SiFive E31 Standard Core, the worldÃ?¢Ã?Â?Ã?Â?s most de…
Overview
The SiFive E34 Standard Core adds single-precision floating-point to the SiFive E31 Standard Core, the world�¢����s most deployed RISC-V core. The E34 enables advanced applications which require hardware floating-point capabilities such as signal processing and motor control.
Key features
- Fully compliant with the RISC-V ISA specification
- RV32IMAFC Support
- RV32I - 32-bit RISC-V with 32 integer registers
- Integer Multiplication and Division (M) support
- Atomic (A) extension for high-performance, portable software
- Floating-Point (F) extension for hardware floating-point instructions
- Compressed (C) extension for better code density
- Machine and User Mode Support
- In-order, 5-6 stage variable pipeline
- Advanced Memory Subsystem
- 16KB, 2-way Instruction Cache
- Instruction Tightly Integrated Memory (ITIM) option
- Up to 64KB Data Tightly Integrated Memory (DTIM) support
- Efficient and Flexible Interrupts
- Local interrupts w/ vectored addresses - up to 16
- Platform Level Interrupt Controller (PLIC) - 127 interrupts w/ 7 priority levels
- RISC-V Core Local Interruptor (CLINT) - 1 timer, 1 SW
- 8-Region Physical Memory Protection (PMP)
- High performance TileLink Interface
- 2.58/1.61 DMIPS/MHz (Best Effort/Legal)
- 3.01 CoreMark/MHz
Block Diagram
E34 block diagram
Specifications
Identity
Part Number
E34
Vendor
Sifive, Inc.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
How programmable RISC-V solutions optimize, control and direct custom accelerator functionality, unlocking the next generation of AI performance with SiFive intelligent control.
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
The broader RISC-V standards process continues to deliver innovation that responds dynamically to evolving market needs. If you didn’t see the announcement, in an important milestone for the open hardware ecosystem, the RISC-V Board of Directors officially ratified the S-mode Physical Memory Protection (SPMP) version 1.0 specification on August 20, 2026.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Powered by SiFive’s latest RISC-V CPU technology, the new development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
Introducing SKL: The SiFive Kernel Library
We’re thrilled to announce the launch of the SiFive Kernel Library or SKL (pronounced “skill”), an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines.
Frequently asked questions about CPU IP cores
What is E34 Standard RISC V Core?
E34 Standard RISC V Core is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.