Vendor: Sifive, Inc. Category: CPU

E31 Balanced performance and efficiency RISC V core

The SiFive E31 Standard Core is the world's most deployed RISC-V core.

Overview

The SiFive E31 Standard Core is the world's most deployed RISC-V core. Co-designed alongside the RISC-V ISA, the E31 takes maximum advantage of the RISC-V ISA, resulting in a power-efficient core that delivers the high performance needed for tomorrow's smart IoT, storage, and industrial applications.

Key features

  • Fully compliant with the RISC-V ISA specification
  • RV32IMAC Support
  • RV32I - 32-bit RISC-V with 32 integer registers
  • Integer Multiplication and Division (M) support
  • Atomic Mode (A) support for high-performance, portable software
  • Compressed Mode (C) support for better code density
  • Machine and User Mode Support
  • In-order, 5-6 stage variable pipeline
  • Advanced Memory Subsystem
  • 16KB, 2-way Instruction Cache
  • Instruction Tightly Integrated Memory (ITIM) option
  • Up to 64KB Data Tightly Integrated Memory (DTIM) support
  • Efficient and Flexible Interrupts
  • Local interrupts w/ vectored addresses - up to 16
  • Platform Level Interrupt Controller (PLIC) - 128 interrupts w/ 7 priority levels
  • RISC-V Core Local Interruptor (CLINT) - 1 timer, 1 SW
  • 8-Region Physical Memory Protection (PMP)
  • High performance TileLink Interface
  • 2.58/1.61 DMIPS/MHz (Best Effort/Legal)
  • 3.01 CoreMark/MHz

Block Diagram

Specifications

Identity

Part Number
E31
Vendor
Sifive, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about CPU IP core

X100 - Securing the System - RISC-V AI at the Edge

For years, SiFive has been delivering a range of security capabilities that are optimized for deployment throughout the system, tightly coupled to products from its broad portfolio of processors. Building on the prior blogs that centered on performance and effective coupling of accelerators, I wanted to focus this blog on security and its role in the growing popularity of the SiFive Intelligence X100 product family.

Frequently asked questions about CPU IP cores

What is E31 Balanced performance and efficiency RISC V core?

E31 Balanced performance and efficiency RISC V core is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP