Beyond the CPU and GPU: SiFive in Datacenter Infrastructure
How embedded RISC-V processors in NICs, retimers, optics, switches, and security chips are overcoming modern scaling limits
Vendor:
Sifive, Inc.
Category:
CPU
E20 Smallest, most efficient RISC V Ccore
The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power.
Overview
The SiFive E20 Standard Core is an extremely efficient implementation of the E2 Series configured for very low area and power. The E20 brings the power of the RISC-V software ecosystem to efficiently address traditional 8-bit and 32-bit microcontroller applications such as IoT, Analog Mixed Signal, and Programmable Finite State Machines.
Further optimize the E2 Core for the smallest area using SiFive Core Designer.
Further optimize the E2 Core for the smallest area using SiFive Core Designer.
Key features
- RISC-V ISA - RV32IMC
- Machine Mode only
- 2-stage pipeline
- System Port for external memory accesses
- Core Local Interrupt Controller (CLIC) with 32 interrupts
- Advanced debug with 4 hardware breakpoints/watchpoints
- 1.22/1.84 DMIPS/MHz (Legal/Best Effort)
- 2.51 CoreMark/MHz
Block Diagram
E20 block diagram
Specifications
Identity
Part Number
E20
Vendor
Sifive, Inc.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)
How programmable RISC-V solutions optimize, control and direct custom accelerator functionality, unlocking the next generation of AI performance with SiFive intelligent control.
SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
In a demonstration-only system, the companies showed the ability to run the modern Gemma4-E2B LLM model using ROCm 10.0 on SiFive servers powered by the SiFive Performance™ P870-D CPUs acting as the head node, and AMD Radeon™ AI PRO R9700 GPUs driving the inference offload.
SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
The broader RISC-V standards process continues to deliver innovation that responds dynamically to evolving market needs. If you didn’t see the announcement, in an important milestone for the open hardware ecosystem, the RISC-V Board of Directors officially ratified the S-mode Physical Memory Protection (SPMP) version 1.0 specification on August 20, 2026.
SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
Powered by SiFive’s latest RISC-V CPU technology, the new development platform enables hands-on software porting, workload tuning, and validation testing for hyperscaler customers and ecosystem partners
Introducing SKL: The SiFive Kernel Library
We’re thrilled to announce the launch of the SiFive Kernel Library or SKL (pronounced “skill”), an open-source collection of highly-optimized computational routines for the RISC-V Vector ISA (RVV) and its various extensions, including SiFive’s matrix engines.
Frequently asked questions about CPU IP cores
What is E20 Smallest, most efficient RISC V Ccore?
E20 Smallest, most efficient RISC V Ccore is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.