Industry's First General-Purpose 32-bit RISC-V MCU Core Expands Design Freedom
Renesas recently celebrated the launch of our general-purpose, 32-bit RISC-V-based microcontroller – the first commercially available MCU to use the Renesas-developed RISC-V CPU core. The breakthrough expands our MCU leadership by establishing the only MCU portfolio with options based on open-source RISC-V, Arm® Cortex®-M, and our own RX CPU cores.
For an excellent technical description of the new 32-bit RISC-V R9A02G021 MCU series, I encourage you to read the "RISC-V Unleashes Your Imagination" blog written by my colleague, Giancarlo Parodi.
Since the March launch, it's struck me that the microcontroller sector is evolving in an exciting direction by providing designers with a growing menu of choices tailored to their performance and power requirements. Unlike the classic 1990s debate between the merits of x86 (CISC) and PowerPC (RISC) CPU architectures, there is plenty of room under the MCU tent for competing – and complementary – processor cores. The common denominator is how best to serve our customers, who increasingly are prioritizing ease of design and the availability of an extensive toolchain network.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Adding DSP hardware shrinks energy for MCU core
- Developing a customized RISC-V core for MEMS sensors
- RISC-V to the Core: New Horizons
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments