How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
SkyeChip
Category:
DDR
DDR5/4 PHY & Controller
High performance, low power and area efficient memory interface solutions conforming to DDR5 (JESD79-5) and DDR4 (JESD79-4) JEDEC…
Overview
High performance, low power and area efficient memory interface solutions conforming to DDR5 (JESD79-5) and DDR4 (JESD79-4) JEDEC standards
Key features
- One stop PHY & Controller solution with an average random efficiency of more than 85%
- Supports up to 4800 MT/s rates with upgradable option to 6400 MT/s
- DFI 5.0 compliant interface to the memory controller
- I/Os include receiver decision feedback equalization (DFE) and transmitter feed forward equalization (FFE)
- Flexible PHY with programmable intelligent interface training sequences
- Supports x4, x8 and x16 SDRAMs
- Supports up to 64Gb addressing for DDR5 and up to 32Gb addressing for DDR4
- Supports 3DS extensions up to 16H for DDR5 and up to 8H for DDR4
- Supports up to 4 ranks for components, UDIMM, RDIMM and LRDIMM
- Add-on features/engines for MPFE, RAS, Ping-Pong and Debug available upon request
Specifications
Identity
Part Number
DDR5/4 PHY & Controller
Vendor
SkyeChip
Type
Silicon IP
Controller / PHY
Controller + PHY
Standards & Interfaces
Memory
DDR5
Provider
HQ:
Malaysia
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Interface IP
What is DDR5/4 PHY & Controller?
DDR5/4 PHY & Controller is a DDR IP core from SkyeChip listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.