HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
HCLTech, a leading global technology company, has been selected as a Design Solution Partner (DSP) under the Samsung Advanced Foundry Ecosystem (SAFE™) program.
Vendor:
HCL Technologies
Category:
DDR
DDR3 Controller IP
The AXI DDR3 Controller provides access to DDR3 memory.
Overview
The AXI DDR3 Controller provides access to DDR3 memory. It accepts the Read / Write commands from AXI and converts it into DDR3 access. While doing this it combines AXI burst transactions into single DDR access where ever possible to achieve the best possible performance from DDR3 memory subsystem.
Key features
- High memory throughput achieved via Parallel operation of all the banks and reordering of commands in the controller to ensure the maximum utilization of the DDR Memory
- Pipelined operation across the complete design to ensure the highest performance
- DDR Interface
- Supports all standard DDR3 (x4,x8,x16) SDRAMs
- Supports power down modes
- Run-time configurable timing parameters and memory settings
- Automatic generation of initialization and refresh sequences
- All burst lengths (4 & 8) supported
- AXI Interface
- Supports AMBA 3 AXI protocol 32 bit Data Width
- Does re-mapping/combines the AXI Burst transactions into memory transactions by understanding the memory architecture
- Supports unaligned transactions
- Supports multiple outstanding transactions
- Supports delayed Writes(Independent AXI command and Data Channel )
What’s Included?
- Verilog RTL/Synchronous Design
- Test Plan, Test Bench ,Test Cases & Test Results
- Architecture Doc & LLD of Individual Blocks
- ISE & DC Synthesis Scripts
Specifications
Identity
Part Number
SIP_DDR3
Vendor
HCL Technologies
Type
Silicon IP
Controller / PHY
Controller
Standards & Interfaces
Memory
DDR3
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
India
Learn more about DDR IP core
Casting a wide safety net through post processing Checking
In this paper, we explain how we adopted the post processing method to make sure we check for signatures that are expected are present in the log files. This acted as a safety net when engineers made inadvertent mistakes and introduced issues in the code base.
HCLTech and Arm Collaborate on Custom Silicon Chips Optimized for AI Workloads
HCLTech, a leading global technology company, and Arm, a leading technology provider of processor IP, announced their collaboration to augment custom silicon chips that support AI-driven business operations.
HCLTech and Arm collaborate on custom silicon chips optimized for AI workloads
HCLTech, a leading global technology company, and Arm, a leading technology provider of processor IP, announced their collaboration to augment custom silicon chips that support AI-driven business operations.
UPF Constraint coding for SoC - A Case Study
This paper deals with the implementation of UPF for low power SoC design that can encompass several vendor IPs and custom IPs UPF constraints.
Low Power Design in SoC Using Arm IP
This paper discusses about the low power IP components from ARM can help one to realize the low power features in the SoC. It should be noted that this paper does not discuss about the low power concepts or design techniques. Rather, it focuses on the implementation approaches using ARM low power IP.
Frequently asked questions about DDR Interface IP
What is DDR3 Controller IP?
DDR3 Controller IP is a DDR IP core from HCL Technologies listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.