Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: PLL

CSMC 0.18um 1.8v APLL

This IP is a programmable Analog PLL suitable for high speed clock generation.

Overview

This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 300MHz to 600MHz. By setting DM[4:0] and DN[6:0] to different values according to different REFIN, CLKO will be locked at the multiples of input frequency.

Key features

  • Process: CSMC 0.18um 1P6M CMOS process
  • Supply voltage: 1.8v±10%
  • Current: <10mA
  • Operating junction temperature: -40°C&#8804;TJ&#8804;+125°C

Specifications

Identity

Part Number
CSMC18_PLL_04
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about PLL IP core

VeriSilicon Launches GCNanoOptimaV, a Next-Generation 2.5D GPU IP for Wearables

Featuring dedicated hardware acceleration engines and an optimized memory architecture, GCNanoOptimaV significantly enhances graphics rendering performance and memory efficiency, enabling richer and more responsive graphical user interfaces (GUIs) while addressing the stringent resource constraints of wearable applications.

Frequently asked questions about PLL IP cores

What is CSMC 0.18um 1.8v APLL?

CSMC 0.18um 1.8v APLL is a PLL IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP