Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
Andes Technology Corp.
Category:
CPU
Compact Processor for Security
Enhanced security is becoming essential as IoT devices find their way in to home automation and wearable applications.
Overview
Enhanced security is becoming essential as IoT devices find their way in to home automation and wearable applications. In addition to security, these applications demand low power consumption and high performance to handle compute intensive functions such as processing sensor data and wireless protocol stacks. The Andes Technology S8 processor is a new CPU core architecture based on the compute engine in the N8 core, but with added functionality to address security from hacking. The secure memory protection unit (MPU) at the center of the S8 strictly protects the execution and access according to multiple security levels. S8 also provides functions not found on competing 32-bit CPU core offerings: data and address scrambling and differential power analysis protection. The first defends against hacks that target the interface between CPU and memory. The second guards against hacking the program by observing the power use signature of the CPU.
Key features
- Secure MPU against memory tampering
- Shields against side-channel attack
- Secure debug for multi-party software development
- Flexible configurations and run-time control
Block Diagram
AndesCore™ S801 block diagram
Benefits
- Performance
- 16-/32-bit mixable instruction format for compacting code density
- Low-latency vectored interrupt for real-time performance
- Secure MPU & secure debugging support for code and data protection
- Completion of most 32-bit operations in one cycle
- Single-cycle capable for most Local Memory and AHB bus accesses
- FlashFetch™ technology to accelerate internal parallel and/or external SPI flash memory
- Flexibility
- All-C Embedded Programming
- Support boot-up from Instruction Local Memory
- Processor state bus to simplify SoC design and debug
- Power Management
- Extensively clock-gated pipeline
- Low power modes initiated by SW or SoC
Applications
- Smart card
- Memory card
- Health card
- Access card
- Passport
- Driving license
- Telephone card
- Library card
Specifications
Identity
Part Number
AndesCore™ S801
Vendor
Andes Technology Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
R.O.C
Learn more about CPU IP core
Adding RISC-V CPU Custom Extensions Can Boost Performance, Reduce Power, and Cut Cost in 5G, AI. AR/VR, and IoT applications
By Andes
Building security into an AI SoC using CPU features with extensions
With the rapid deployment of artificial intelligence (AI), the focus of AI system on chip (SoC) design has been on building smarter, faster and cheaper
When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives
I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position would admit. Not because I’m confused about who competes with whom, but because Arm’s best move for their shareholders is also RISC-V’s biggest tailwind yet.
AndeSentry – Andes’ Security Platform
Security has become a critical requirement across a wide range of applications, including mobile devices, automotive infotainment systems, and embedded platforms such as robotics. These systems must deliver robust security functionality with minimal performance overhead, which in turn requires tight and seamless integration between hardware and software to achieve optimal efficiency.
How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
Unlike fixed-ISA alternatives, RISC-V enables developers to create domain-specific processors for their systems-on-chip (SoCs). Custom instructions can boost throughput, reduce energy consumption, and shrink silicon area, all while preserving software compatibility and ecosystem portability. RISC-V’s open nature also reduces vendor lock-in, enabling faster innovation across automotive, AI, security, and high-performance computing (HPC).
Frequently asked questions about CPU IP cores
What is Compact Processor for Security?
Compact Processor for Security is a CPU IP core from Andes Technology Corp. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.