Vendor: Curious Corp. Category: MIPI

Camera Receiver - 5.0Gbps 8-Lane - TSMC 12FFC, 6FFC

The CL12812M8RIP5000 is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Processor) and DS…

Contact Provider Request Datasheet
TSMC 12nm FFC Silicon Proven View all specifications

Overview

The CL12812M8RIP5000 is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Processor) and DSP. The CL12812M8RIP5000 is designed to support data rate in excess of maximum 5Gbps utilizing SLVS-EC ver.3.0 BG3 interface specification.

This IP is expandable to 8, 16, 24 or more lanes.

Porting is also possible for processes other than the target process.

We can provide the original LINK controller (soft macro) that can be used with this PHY.

Key features

  • SLVS-EC ver.3.0 BG3 compliant
  • Supporting for Differential Input Signals
    • SLVS-EC (Maximum 5.0Gbps)
  • Xtal Input Clock Frequency Selectable
    • 25MHz /50MHz /75MHz /37.125MHz /54MHz /24MHz /48MHz /72MHz
  • Maximum Output Clock Frequency
    • 5Gbps 250MHz@ Select parallel data bus width to 20bit
  • Power Supply: Vcc=1.8V (IO and Analog)
    • The core voltage is determined by the process node.(Inside Core)
  • Maximum Lane Number: 24-Lane (8-Lane, 16-Lane also available)
    • 20-bit/Lane Parallel Outputs (SLVS-EC)
    • Including Power Down Mode

Benefits

  • This IP is supported almost CMOS Image Sensor. Thus if when the customer want to use customer's LSI other system set, the customer don't need to change IP, because this IP can change Interface type to same PAD for changing mode pin.
  • The system customer can select from many CMOS image sensor for using out IP.
  • We are updating CMOS Image Sensor model number of verify operation for getting information from customer and ourselves at all time.
  • If the customer need combo Link-layer, we can provide them and can support system.
  • We are provided CIS and TX Verilog Model. Thus the customer can confirm function by verilog simulation status.
  • This IP can be implemented in 8-lane units and can be tailored to meet customer specifications.

Applications

  • Camera Application
    • Security Camera
    • Mobile-Phone Camera
    • DSC(Digital Still Camera)
    • Medical Camera
    • SLR
    • 3D Camera
    • Camcorder
  • ISP(Image Signal Processor)

What’s Included?

  • Verilog Model (verilog / vcs)
  • .db file / .lib(Option) file
  • symbol / LVS netlist / Hspice netlist(Option)
  • LEF, layer map file, layout technology file
  • Layout Verification Report (DRC & LVS), Command file
  • Datasheet (This file) /Application Note (Usage connection CIS)
  • Packaging and Layout Guideline / PCB Guideline
  • Static Delay Analysis (STA) Guideline
  • Testing Guideline (Option)
  • TX Verilog Model and Test Vector(Option)
  • CMOS Image Sensor Verilog Models(Option)
  • Combo Link Layer IP(CD12812IP) and FPGA Board(Option)

Silicon Options

Foundry Node Process Maturity
TSMC 12nm FFC Silicon Proven

Specifications

Identity

Part Number
CL12812M8RIP5000
Vendor
Curious Corp.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Curious Corp.
HQ: Japan
Contact Curious Corp.

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is Camera Receiver - 5.0Gbps 8-Lane - TSMC 12FFC, 6FFC?

Camera Receiver - 5.0Gbps 8-Lane - TSMC 12FFC, 6FFC is a MIPI IP core from Curious Corp. listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP