MIPI CSI-2 RX Controller
CSI-2 receiver controller for application processor
Overview
The Cadence Receiver (RX) IP for MIPI® CSI-2sm is a fully verified, configurable, digital core that is compliant with the MIPI Alliance CSI-2 v2.1 specification. The Controller IP is responsible for handling and decoding CSI-2 protocol-based camera or other sensor data stream and managing the forwarding or unpacking of payload data to the pixel-stream interfaces. It is an ideal solution to provide a high-speed serial interface between an application or image processor and MIPI CSI-2 compliant camera sensor.
Key features
- Standards Compliant. CSI-2 v2.1, with 8-bit and 16-bit PPI data width and links with 1, 2, 4, or 8 data lanes
- Provides up to 8 Independent Stream Output Interfaces, allowing a highly configurable range of options, including multiple pixel modes, various buffering modes, packed data mode, Data Type selection, and Virtual Channel or Data Type interleaving
Block Diagram
Benefits
- Full-Featured and Highly Configurable IP Core: Area customized for different applications
- Integrates to Cadence or Third-Party MIPI D-PHY 2.1: Wide range of process nodes supported
- Automotive Version Available: With safety manual and FMEDA
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI IP core
How to Verify MIPI Protocols
MIPI: Not Just Mobile Any More
MIPI SoundWire
MIPI DevCon 2016 - Mobile and Beyond
Cadence Announces the First MIPI I3C Verification IP!
Frequently asked questions about MIPI IP cores
What is MIPI CSI-2 RX Controller?
MIPI CSI-2 RX Controller is a MIPI IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.