Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
Andes Technology Corp.
Category:
Bus Fabric
AXI Fabric Package for Scalable SoC Applications
AndeShape AE300 package in this document refers to two licensable Andes platform products, the AE300FB AXI fabric and the AE300EP…
Overview
AndeShape AE300 package in this document refers to two licensable Andes platform products, the AE300FB AXI fabric and the AE300EP example platform. The AE300FB AXI fabric package includes AXI interconnect IP components only. Those highly configurable and scalable components can be easily integrated to construct an AXI fabric with optimized performance-area results. The AE300EP example platform package provides a pre-integrated AXI example platform consisting of AE300FB IPs as well as additional peripheral IPs. This example platform enables fast deployment of complete AXI-based systems with peripheral devices.
Key features
- AE300FB – AXI Fabric
- AXI bus matrix
- Compliant with AMBA AXI4
- Configurable connectivity between masters and slaves
- 3 programmable priority levels with round-robin arbitration
- AXI interconnect
- Supports AMBA AXI4/AHB/AHB-Lite
- AE300EP – Example Platform
- AXI bus matrix
- 32-bit address and 64-bit data width
- AHB/APB bus interconnect
- 32-bit address and 32-bit data width
- APB peripherals: GPIO, PIT, SPI, UART, WDT
- Supported AndesCore processors: N968A/N1068A/D1088/N1337/N15/N15F/D15/D15F(Separately Licensable)
Block Diagram
AE300 block diagram
Benefits
- The AE300EP enables users to build high-flexibility, low-cost, and fast time-to-market AXI systems.
Applications
- AXI Fabric Package for Scalable SoC Applications
Specifications
Identity
Part Number
AE300
Vendor
Andes Technology Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
R.O.C
Learn more about Bus Fabric IP core
A Time Scaling Theory for Multi-Layer Electronic Systems
For six decades, Moore's geometric scaling drove progress in semiconductors. That industry compact no longer holds: returns from pure dimensional shrinking have flattened, leading-edge design budgets exceed one billion dollars per chip, and cost-per-transistor at the most advanced nodes is no longer falling.
CSoC Platform / Digital Subsystem IP for IoT
This paper describes a CSoC platform and configurable digital subsystem IP which can be deployed for development of IOT edge devices. The paper encompasses the different attributes of IOT edge device that can cater multiple industry segments, key features and benefits of CSoC platform, components of the digital subsystem IP that enables rapid prototyping of SoCs for IOT applications.
Arteris loses its brain, continues walking
Secure Mobile Payments - Protecting display data in TrustZone-enabled SoCs with the Evatronix PANTA Family of Display Processors
Secure System-on-Chips (SoCs) based on ARM® TrustZone® technology enable both hardware and software components to be isolated as a secure subsystem within a complex SoC and as such focus on processing protected, sensitive and valuable assets, such as payment credentials, whenever these might be endangered with an attack, modification or capture. At the same time the main system software may be an open Rich OS platform that enables downloading and use of arbitrary third-party and non-trusted applications which can gain access to almost all system hardware elements.
SoC low-power verification requires a full-chip solution
The technique that has the highest impact on verification is perhaps the most widely used: power shut off (PSO). Shutting off functional units not currently needed clearly saves both leakage current and dynamic power.
Frequently asked questions about On-Chip Bus IP cores
What is AXI Fabric Package for Scalable SoC Applications?
AXI Fabric Package for Scalable SoC Applications is a Bus Fabric IP core from Andes Technology Corp. listed on Semi IP Hub.
How should engineers evaluate this Bus Fabric?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.