IP
- SMIC
- 55nm
- LL
- Silicon Proven
PLL IP cores (Phase-Locked Loop IP) are essential components in modern SoC, ASIC, and mixed-signal designs, enabling precise clock generation, frequency synthesis, and jitter reduction.
Phase-locked loop IP is widely used in applications such as high-speed interfaces (SerDes, PCIe, Ethernet), wireless communication, processors, and clock distribution networks.
This page allows you to compare PLL IP cores from leading vendors by frequency range, jitter performance, power consumption, process node compatibility, and supported use cases.
Whether you need a low-power PLL for IoT or a high-performance low-jitter PLL for high-speed data links, you can quickly identify the most suitable solution for your design.
IP
Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
Dolphin Design offer a Reusable Power Kit Library, toward three objectives: To standardize and ease Power Management Network inte…
Linear Regulator, Low-noise optimized for sensitive application such as RF or PLL blocks
-
Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
nLR-Charny-ref-[1.62-3.63]-[0.8-2.5]-Ixx.02, as any Power Management Virtual Component designed by Dolphin Design, is readily ret…
The PLL IP is a high speed, wide range, integer PLL with small physical area.
Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
nLR-Charny-ref-[1.62-3.63]-[0.8-2.5]-Ixx.02, as any Power Management Virtual Component designed by Dolphin Design, is readily ret…
High-Speed Digital PLL (0.5-7.5 GHz) in TSMC 40G CMOS
Granite SemicCom's Digital PLL is intended for applications such the Clock-Multiplying-Unit in a SERDES or a Clock-Driver with fr…
Audio PLL - Fractional-N ±0.05 ppm accuracy
This PLL can generate all the frequencies used by audio systems from a stable clock of 10 to 40Mhz.
Analog PLL suitable for high speed clock generation.
Analog PLL suitable for high speed clock generation.
Analog PLL suitable for high speed clock generation.
A programmable analog PLL suitable for high speed clock generation.
50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
055SMIC_PLL_01 forms clock output signal with frequency from 50 to 800MHz.
25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Fractional-N Phase locked loop frequency synthesizer is intended for ASIC clock generation.
Integer-N PLL, 600M-2.4G on SMIC 40nm
This present IP is a self-biased Phase Locked Loop (PLL) circuit, which can cover 600MHz-2.4GHz vco output frequency.
Integer-N PLL, 32M ~ 256MHz on UMC 55nm
This present IP is a Phase Locked Loop (PLL) circuit.
Integer-N PLL, 800M-3.2G on TSMC 12nm
This present IP is a charge-pump Phase Locked Loop (PLL) circuit, which can cover 800MHz-3200MHz vco output frequency.
Wide Range Programmable Integer PLL on GLOBALFOUNDRIES 130N
The wide range PLL addresses a large portfolio of applications, ranging from simple clock de-skew and non-integer clock multiplic…
The LCPLL (with 4-phase outputs) addresses stringent performance requirements for various low jitter applications, including high…