Vendor: CloudBEAR, LLC Category: CPU

64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems

64-bit RISC-V core with in-order dual issue pipeline based complex.

Contact Provider Request Datasheet
RISC-V View all specifications

Overview

64-bit RISC-V core with in-order dual issue pipeline based complex.
Balanced power efficiency and performance.

Key features

  • Configurable instruction set architecture:
    • 64-bit RISC-V with 32 integer registers (I extension)
    • Integer multiplication and division (M extension)
    • Atomic operation support (A extension)
    • Compressed mode for better code density (C extension)
    • IEEE 754-2008 compliant single precision floating point (F extension)
    • IEEE 754-2008 compliant double precision floating point (D extension)
    • Bit manipulation instructions support (B extension)
    • Scalar cryptography instructions support (K extension)
    • Digital signal processing instructions support (P extension)
  • Dual instruction issue
  • Up to 4 cores in complex
  • Machine, Supervisor and User modes
  • 9 stage in-order pipeline
  • Advanced branch predictor: BTB, BHT, RAS
  • Sv39 Virtual Memory support
  • 4 to 32 KiB, 2 to 8-way L1 I-cache
  • 4 to 32 KiB, 2 to 8-way L1 D-cache
  • Integrated 128 KiB to 2 MiB L2 Cache
  • L2 stride prefetcher
  • Interrupts
    • Platform Level Interrupt Controller (PLIC)
    • Multi-Core Local Interruptor (CLINT): timer + software interrupts
    • Local interrupt support to provide fast handling
    • Core Local Interrupt Controller (CLIC)
    • Non-Maskable Interrupts (NMIs)
  • ECC memory protection (SEC-DED)
  • Physical memory protection
  • Integrated debug controller including HW breakpoints
  • System bus access
  • Compact JTAG support
  • Power management support
  • AXI system interface
  • AXI peripheral interface
  • AXI front-port interface for accelerator coherent access
  • Performance
    • 2.75 DMIPS/MHz
    • 4.64 CoreMark/MHz
    • 3.34 SPEC2006 INT/GHz
  • Frequency
    • 1 GHz (TSMC, 40nm G, SSG corner)
    • 1.2 GHz (TSMC, 28nm HPC+, SSG corner)

Block Diagram

BI-651 block diagram

Benefits

  • SMP support and accelerator coherency
    • BI-651 has up to 4 cores, each with an L1 caches and a single shared L2 cache implementing fully coherent memory system. Additional coherency controller provides coherent access for accelerators via AXI front port to cached memory ranges simplifies software development and improves performance.
  • Development Tools
    • Complete set of RISC-V tools for fast and convenient software development. Compatible with upstream standard development and debug tools: OpenOCD, GCC, GDB, Eclipse. CloudBEAR also provides pre-configured Eclipse-based IDE with prebuilt toolchain and example projects for easy development start.
  • 3rd Party Development Tools
    • IAR Embedded Workbench®
    • SEGGER Embedded Studio for RISC-V
    • TRACE32® debugger for RISC-V.
  • Compatible Debug Probes
    • BI-651 has integrated Debug module (compliant with RISC-V specification) that allows to use most of standard debug probes. The following debug probes are verified:
      • Digilent HS2
      • Digilent HS3
      • Olimex ARM-USB-TINY
      • Olimex ARM-USB-TINY-H
      • Olimex ARM-USB-OCD
      • Olimex ARM-USB-OCD-H
      • SEGGER J-Link
      • TRACE32® debugger for RISC-V

Specifications

Identity

Part Number
BI-651
Vendor
CloudBEAR, LLC
Type
Silicon IP

Compute

CPU Architecture
RISC-V

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CloudBEAR, LLC
HQ: Russia
Contact CloudBEAR, LLC

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Frequently asked questions about CPU IP cores

What is 64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems?

64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems is a CPU IP core from CloudBEAR, LLC listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP