DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
Continium Technologies
Category:
DAC
20b-linear 100MS/s DAC on X-FAB 180nm SOI
20b-linear 100MS/s DAC on X-FAB 180nm SOI
Key features
- Implementation technology: X-FAB 180nm SOI (XT018) 5+1 Metal, Double-MiM Cap for high linearity and low temp. coeff.
- Architecture: digital oversampling Sigma-Delta Modulator with 38 current-steering cells and 2stage analog RC reconstruction filtering with two fully differential Voltage Amplifiers
- Power Supply: 1.8Vdd analog & digital core, 5Vdd analog power output
- 20bit 10MS/s digital input interpolated (10x, 20x) to 100MS/s as oversampling Sigma-Delta Modulator input
- 3 different digital scrambler/randomizer implemented: Dynamic Element Matching (DEM), Data Weighted Averaging (DWA)
- fully differential 2-stage analog signal path with out-of-band noise filtering (> 1,25MHz)
Block Diagram
20b-linear 100MS/s DAC block diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| X-FAB | 180nm | XT018 | Available on request |
Specifications
Identity
Part Number
20b-linear 100MS/s DAC
Vendor
Continium Technologies
Type
Silicon IP
Analog
Resolution bits
20 Bit
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
GERMANY
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is 20b-linear 100MS/s DAC on X-FAB 180nm SOI?
20b-linear 100MS/s DAC on X-FAB 180nm SOI is a DAC IP core from Continium Technologies listed on Semi IP Hub. It is listed with support for x-fab Available on request.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.